Linux Tegra architecture development
 help / color / mirror / Atom feed
 messages from 2026-11-05 11:40:35 to 2026-11-05 20:07:38 UTC [more...]

[PATCH v8 00/15] iommufd: TSM-backed virtual IOMMUs for confidential guests
 2026-11-05 20:07 UTC  (13+ messages)
` [PATCH v8 12/15] iommufd/viommu: Allow PCI TSM backends to provide vIOMMU operations
` [PATCH v8 13/15] iommufd/viommu: Allow vIOMMUs without a parent HWPT

[PATCH v17 00/19] PCI/CXL: Add CXL reset support for Type 2 devices
 2026-11-05 19:31 UTC  (21+ messages)
` [PATCH v17 01/19] cxl: Clarify decoder interleave limit
` [PATCH v17 02/19] cxl: Share CXL port upstream PCI device lookup
` [PATCH v17 03/19] cxl: Move decoder declarations to shared header
` [PATCH v17 04/19] cxl: Embed decoder configuration in a standalone structure
` [PATCH v17 05/19] cxl: Introduce endpoint HDM decoder settings
` [PATCH v17 06/19] cxl: Move HDM decoder helpers to built-in code
` [PATCH v17 07/19] cxl: Share HDM decoder register unpacking
` [PATCH v17 08/19] cxl: Move cxl_rwsem into built-in code
` [PATCH v17 09/19] cxl: Refresh cached PCI HDM decoder settings
` [PATCH v17 10/19] cxl: Build register block helpers into the kernel
` [PATCH v17 11/19] PCI/CXL: Cache endpoint HDM state during PCI enumeration
` [PATCH v17 12/19] PCI/CXL: Add CXL Device Reset sequencing
` [PATCH v17 13/19] cxl: Validate and synchronize HDM ranges around reset
` [PATCH v17 14/19] PCI/CXL: Reject reset with unsafe function scope
` [PATCH v17 15/19] PCI/CXL: Restore CXL state after PCI reset
` [PATCH v17 16/19] PCI/CXL: Expose CXL Reset as a PCI reset method
` [PATCH v17 17/19] PCI/CXL: Restore CXL state after CXL bus reset
` [PATCH v17 18/19] PCI/CXL: Flush host and device caches for "
` [PATCH v17 19/19] cxl: Add KUnit checks for HDM decoder unpacking

[PATCH v15 00/16] PCI/CXL: Add CXL reset support for Type 2 devices
 2026-11-05 19:13 UTC  (5+ messages)
` [PATCH v15 11/16] cxl: Validate and synchronize HDM ranges around reset

[PATCH v16 00/18] PCI/CXL: Add CXL reset support for Type 2 devices
 2026-11-05 19:09 UTC  (23+ messages)
` [PATCH v16 07/18] cxl: Share HDM decoder register unpacking
` [PATCH v16 11/18] PCI/CXL: Cache endpoint HDM state during PCI enumeration
` [PATCH v16 12/18] PCI/CXL: Add CXL Device Reset sequencing
` [PATCH v16 13/18] cxl: Validate and synchronize HDM ranges around reset
` [PATCH v16 14/18] PCI/CXL: Reject reset with unsafe function scope
` [PATCH v16 17/18] PCI/CXL: Restore CXL state after CXL bus reset

[PATCH 1/1] tty: serial: use dmaengine_desc_set_callback()
 2026-11-05 18:02 UTC  (14+ messages)

[PATCH 0/3] dma-buf: dma-fence: Remove dma_fence_init64()
 2026-11-05 16:32 UTC  (10+ messages)
` [PATCH 1/3] dma-buf: dma-fence: Add flags parameter to dma_fence_init()
` [PATCH 3/3] dma-buf: dma-fence: Remove dma_fence_init64()

[PATCH 29/47] clocksource/drivers/timer-tegra: Move CPUHP_AP_TEGRA_TIMER_STARTING post stop_machine()
 2026-11-05 16:30 UTC 

[PATCH] cpufreq: CPPC: Set CPPC Enable register in cpu_init
 2026-11-05 16:08 UTC  (3+ messages)

[PATCH RESEND 00/83] drm: Switch drivers to drm_mode_config_create_initial_state
 2026-11-05 15:51 UTC  (3+ messages)
` [PATCH RESEND 53/83] drm/tegra: Switch "

[PATCH 0/8] pwm: Fix various bugs reported by Sashiko
 2026-11-05 15:46 UTC  (3+ messages)
` [PATCH 1/8] pwm: tegra: Prevent 32-bit period truncation and division by zero

[PATCH 00/35] drm/panel: let the panels use the atomic state
 2026-11-05 15:22 UTC  (3+ messages)
` [PATCH 27/35] drm/bridge-connector: let the bridges set up the connector

[PATCH v4 00/23] gpio: Improvements around device-id arrays
 2026-11-05 14:22 UTC  (6+ messages)

[PATCH 00/83] drm: Switch drivers to drm_mode_config_create_initial_state
 2026-11-05 14:08 UTC  (2+ messages)
` [PATCH 53/83] drm/tegra: Switch "

[PATCH v6 00/10] drm/tegra: Add support for Tegra20/Tegra30 8-bit CPU interface
 2026-11-05 14:05 UTC  (11+ messages)
` [PATCH v6 01/10] drm: Add MIPI DBI bus support for MIPI DBI Type A and B
` [PATCH v6 02/10] drm/panel: Convert Hitachi TX10D07VM0BAA to use MIPI DBI bus
` [PATCH v6 03/10] drm/panel: Convert LG LH400WV3-SD04 "
` [PATCH v6 04/10] drm/tegra: dc: Refactor and expand header
` [PATCH v6 05/10] dt-bindings: display: tegra: Document Tegra20 DSI port
` [PATCH v6 06/10] drm/tegra: Make panel parsing by tegra_output_probe() optional
` [PATCH v6 07/10] drm/tegra: Convert to use atomic versions of drm_encoder_helper_funcs
` [PATCH v6 08/10] drm/tegra: rgb: Parameterize configuration based on bus flags
` [PATCH v6 09/10] dt-bindings: display: tegra: Document 8-bit CPU parallel interface
` [PATCH v6 10/10] drm/tegra: Add support for 8-bit CPU interface

[PATCH] gpu: host1x: document the remaining host1x_bo_ops callbacks
 2026-11-05 14:01 UTC 

[GIT PULL 4/7] firmware/tegra: Changes for v7.4-rc1
 2026-11-05 13:56 UTC  (12+ messages)

[PATCH 0/5] spi: tegra114: chip-select fixes and PIO-only probe
 2026-11-05  0:34 UTC  (2+ messages)

[PATCH v5 0/5] firmware: tegra: bpmp: Add ACPI and MBWT support
 2026-11-05 13:07 UTC  (4+ messages)
` [PATCH v5 2/5] firmware: tegra: bpmp: Add ACPI support

[PATCH 1/1] i2c: use dmaengine_desc_set_callback()
 2026-11-05 12:38 UTC  (2+ messages)

[PATCH v5 0/2] cpufreq: CPPC: add autonomous mode boot parameter support
 2026-11-05 12:37 UTC  (4+ messages)
` [PATCH v5 1/2] cpufreq: CPPC: Set CPPC Enable register in cpu_init


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox