From: Frank Li <Frank.Li@nxp.com>
To: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Felipe Balbi <balbi@kernel.org>,
Thinh Nguyen <Thinh.Nguyen@synopsys.com>
Cc: linux-usb@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, imx@lists.linux.dev,
Frank Li <Frank.Li@nxp.com>, Ran Wang <ran.wang_1@nxp.com>,
Jun Li <jun.li@nxp.com>
Subject: [PATCH 1/2] dt-bindings: usb: Add chip-specific compatible string 'fsl,ls-dwc3'
Date: Wed, 03 Jul 2024 19:06:54 -0400 [thread overview]
Message-ID: <20240703-dwc-v1-1-9cbc93d49180@nxp.com> (raw)
In-Reply-To: <20240703-dwc-v1-0-9cbc93d49180@nxp.com>
From: Ran Wang <ran.wang_1@nxp.com>
Some Layerscape paltforms (such as LS1088A, LS2088A, etc) require update HW
default cache type configuration to fix DWC3 init failure when applying
property dma-coherent.
The cache type configuration is actually native feature of DWC3, not
additional desgin (or glue layer) coming from SoC, so add compatible string
'fsl,ls-dwc3'.
Signed-off-by: Ran Wang <ran.wang_1@nxp.com>
Reviewed-by: Jun Li <jun.li@nxp.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
Documentation/devicetree/bindings/usb/snps,dwc3.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml
index 1cd0ca90127d9..02cb986d0fd32 100644
--- a/Documentation/devicetree/bindings/usb/snps,dwc3.yaml
+++ b/Documentation/devicetree/bindings/usb/snps,dwc3.yaml
@@ -32,6 +32,7 @@ properties:
compatible:
contains:
oneOf:
+ - const: fsl,ls-dwc3
- const: snps,dwc3
- const: synopsys,dwc3
deprecated: true
--
2.34.1
next prev parent reply other threads:[~2024-07-03 23:07 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-03 23:06 [PATCH 0/2] usb: dwc3: Add cache type configuration support for freescale layerscape Frank Li
2024-07-03 23:06 ` Frank Li [this message]
2024-07-04 6:57 ` [PATCH 1/2] dt-bindings: usb: Add chip-specific compatible string 'fsl,ls-dwc3' Conor Dooley
2024-07-03 23:06 ` [PATCH 2/2] usb: dwc3: Set cache type to 'snoop' for freescale layerscape chip Frank Li
2024-07-03 23:33 ` [PATCH 0/2] usb: dwc3: Add cache type configuration support for freescale layerscape Thinh Nguyen
2024-07-04 16:00 ` Frank Li
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240703-dwc-v1-1-9cbc93d49180@nxp.com \
--to=frank.li@nxp.com \
--cc=Thinh.Nguyen@synopsys.com \
--cc=balbi@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=imx@lists.linux.dev \
--cc=jun.li@nxp.com \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-usb@vger.kernel.org \
--cc=ran.wang_1@nxp.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox