From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pf1-f178.google.com (mail-pf1-f178.google.com [209.85.210.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3247137F723 for ; Tue, 24 Feb 2026 13:32:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.178 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771939969; cv=none; b=r6AXyjlMaoawL7x7v3RtixdKPCGGiojIrIVhFRKGY/lRSAc3+pq3p7SYJ4A8t29V04Ji/Qkpp/tMxVIid6fG+/k8ztYZD0GZG2iZYhZEI7aBBUSvY0mncfBMM26xV08z3Q7XD+jhZ+fmfb12a2PxUOsXM6ECHq88r9X6Ks+gevc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771939969; c=relaxed/simple; bh=klGFecYU+OQ3VT8azfjWf7pA53E8lecMJHJ+2Zw1S9s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=Kl1Rp8/v5MQ9dBGtWc/J4XQUvkQr1tWxPpmS3uGsAgNDpQUIw1ebTT5eh9drDbU0pghoWzgMoD8YqZiPNTzxQU1AB3w4lMP57Wo98Qy9LeiUzdOtked4mV8HxOPy4P2sLfmrXByJ7CtZ6ywu0LThVJLBboB88ntHRYdrKh/xUdQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kY6iUcV4; arc=none smtp.client-ip=209.85.210.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kY6iUcV4" Received: by mail-pf1-f178.google.com with SMTP id d2e1a72fcca58-8230c33f477so2386406b3a.2 for ; Tue, 24 Feb 2026 05:32:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771939967; x=1772544767; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=ViR+3HWJaHYHgEOcq/xsyBm9C6vwdHi1tQDn5VUk72g=; b=kY6iUcV4Zt7Kti4fy/R6PUmLONPgOi/Ealho1/jIT3yWC+mrW8Lj9RSCDNuLzJVTo2 eulluJn0oAX3f//R3p7C8tjGaFTcOHcqh81Fu1L53qyKK5iV6nTJoVVSRqzUC9efGzBJ a9z9GgkBSLAy/ypyEN9AAsOUkkwrzAQPmAzhpC4t/98nZhfBSLt+z6ZKdG6DLdadkrf4 Nl2kTYJDLId3aYjnP6FsjGq/CIbtFPPLE4WO4uVW8/mWbVSE7kxozbS8q4usKcBloiFs ygImYIkN9uEaoaELCd9tiJeOSeF62mwjKNAtbsJORsjgvp8DHHrSGv1GZCSBARtHRCdz V89w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771939967; x=1772544767; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=ViR+3HWJaHYHgEOcq/xsyBm9C6vwdHi1tQDn5VUk72g=; b=wQMcQaZxIJ+kstEu/bGAe+Rd/LJxWP4RWd8wuRDG2L2YMyOnutK0m11IQ3DYpW87Hk Y9o0HP2hooLKFcUrg0UyzHEA2AyFBTrIj411p9FUCxaXFyD13WaaZd/D/FZN83PxpZPu RMJz50iYDnlDOr7Ciyt93jD/0f4ccZZlLmG4KKvxzLCEu/2yo+C8cVlj6lpvG0FnXZcI mE06PFJVUUAtqY9GJEimLKuthFUF3TlX6jQRc7NBVU4zoKjHEg5690VKgLF/oTTvba8L uZ98ibGl5hxWR1/Mu+6P0hFVIYULwDDqwLN9DKlzDMdniaPROVGoopX9r4VpB5rVe4uZ FjGA== X-Gm-Message-State: AOJu0YyokA270pYrHTHRVIOJzj/JTPKB564EoQtETJn+tL6yWFFCLjgJ 1LtwBFT7UVaDCUzi/LzmSBwJ7EPwyxyIDP1j3DKs0M+RfNuBb1AiOs8u X-Gm-Gg: AZuq6aL29vuMm5v5qWnRXXay/m3mMtfxPn29PnzZq02hFoHfo7rbCNnkBC71msYNIEe bZiaxrPxM11wifI8c9XyQWz0GgjAC2YO3Catox9gZP6XVhXxGRTtXixpKC8Yh0oLqoAYQ9DpTYk pkVF8B3nCaqsbiA2SAnimBpN6L+OA7O/2xkSjkuGNYdImQOSkc1FYb5XMtxrmGlBitRKvYujcN3 PQ4ffJ9J5/JhV4Z+bPRcNjugvV5NFYkEAPHjDs2g1GXdnlRl/xRJvl7JHaX3jkzbtMcFkD5wLfl UFtO0mrKHDYn+3MOQNlJyOyh3Th9ILV5fANARf3EeJQTZq+/J3j6yduHGp/RqYpNC3pHb/VK9Jp C6TboQYG8b7xA+pZkBSezTWkPdyab28vz0dnytlRP5LGoZV5FsrY+PeoRInRGmHpd71Py8i7t3W EqPJT8p12DGAtjGcXH6ALFO8qF34YM4zrmJ2xCZNAx5CC/ZW2R/BTN X-Received: by 2002:a05:6a20:d791:b0:393:2434:683a with SMTP id adf61e73a8af0-39545fb8023mr11351552637.67.1771939967565; Tue, 24 Feb 2026 05:32:47 -0800 (PST) Received: from Black-Pearl.localdomain ([27.7.171.51]) by smtp.googlemail.com with ESMTPSA id 41be03b00d2f7-c70b72603dfsm10794571a12.28.2026.02.24.05.32.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 Feb 2026 05:32:47 -0800 (PST) From: Charan Pedumuru Date: Tue, 24 Feb 2026 13:32:38 +0000 Subject: [PATCH v2] dt-bindings: usb: st,st-ohci-300x: convert to DT schema Precedence: bulk X-Mailing-List: linux-usb@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260224-st-usb-v2-1-e8b7cb6524c6@gmail.com> X-B4-Tracking: v=1; b=H4sIAHaonWkC/zXMSw6CMBSF4a2QO7amDyjGkfswDApt4SZCSS82G tK9W4kO/5OTbwdyER3BtdohuoSEYSkhTxUMk1lGx9CWBsml5pILRht7Us+8UPWl0dJY3UA5r9F 5fB3QvSs9IW0hvg83ie/6I0T7J5JggvVG1a1X3HLHb+Ns8HEewgxdzvkD58oNwZwAAAA= X-Change-ID: 20260201-st-usb-f1348562ad65 To: Greg Kroah-Hartman , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin Cc: linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Charan Pedumuru X-Mailer: b4 0.14.3 Convert STMicroelectronics USB OHCI Controller binding to DT schema. Signed-off-by: Charan Pedumuru --- Changes in v2: - Add "usb-hcd" as allOf reference. - Remove minItems for the properties "clocks" and "resets". - Link to v1: https://lore.kernel.org/r/20260217-st-usb-v1-1-ba347f30d0e0@gmail.com --- Documentation/devicetree/bindings/usb/ohci-st.txt | 36 --------- .../devicetree/bindings/usb/st,st-ohci-300x.yaml | 85 ++++++++++++++++++++++ 2 files changed, 85 insertions(+), 36 deletions(-) diff --git a/Documentation/devicetree/bindings/usb/ohci-st.txt b/Documentation/devicetree/bindings/usb/ohci-st.txt deleted file mode 100644 index 1c735573abc0..000000000000 --- a/Documentation/devicetree/bindings/usb/ohci-st.txt +++ /dev/null @@ -1,36 +0,0 @@ -ST USB OHCI controller - -Required properties: - - - compatible : must be "st,st-ohci-300x" - - reg : physical base addresses of the controller and length of memory mapped - region - - interrupts : one OHCI controller interrupt should be described here - - clocks : phandle list of usb clocks - - clock-names : should be "ic" for interconnect clock and "clk48" -See: Documentation/devicetree/bindings/clock/clock-bindings.txt - - - phys : phandle for the PHY device - - phy-names : should be "usb" - - - resets : phandle to the powerdown and reset controller for the USB IP - - reset-names : should be "power" and "softreset". -See: Documentation/devicetree/bindings/reset/st,stih407-powerdown.yaml -See: Documentation/devicetree/bindings/reset/reset.txt - -Example: - - ohci0: usb@fe1ffc00 { - compatible = "st,st-ohci-300x"; - reg = <0xfe1ffc00 0x100>; - interrupts = ; - clocks = <&clk_s_a1_ls 0>, - <&clockgen_b0 0>; - clock-names = "ic", "clk48"; - phys = <&usb2_phy>; - phy-names = "usb"; - - resets = <&powerdown STIH416_USB0_POWERDOWN>, - <&softreset STIH416_USB0_SOFTRESET>; - reset-names = "power", "softreset"; - }; diff --git a/Documentation/devicetree/bindings/usb/st,st-ohci-300x.yaml b/Documentation/devicetree/bindings/usb/st,st-ohci-300x.yaml new file mode 100644 index 000000000000..a225bf5a2ee4 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/st,st-ohci-300x.yaml @@ -0,0 +1,85 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/st,st-ohci-300x.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: STMicroelectronics USB OHCI Controller + +maintainers: + - Peter Griffin + +description: + The STMicroelectronics USB Open Host Controller Interface (OHCI) + compliant USB host controller found in ST platforms. The controller + provides full- and low-speed USB host functionality and interfaces + with an external USB PHY. It requires dedicated clock, reset, and + interrupt resources for proper operation. + +allOf: + - $ref: /schemas/usb/usb-hcd.yaml# + +properties: + compatible: + const: st,st-ohci-300x + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 2 + + clock-names: + items: + - const: ic + - const: clk48 + + phys: + maxItems: 1 + + phy-names: + items: + - const: usb + + resets: + maxItems: 2 + + reset-names: + items: + - const: power + - const: softreset + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - phys + - phy-names + - resets + - reset-names + +unevaluatedProperties: false + +examples: + - | + #include + #include + usb@fe1ffc00 { + compatible = "st,st-ohci-300x"; + reg = <0xfe1ffc00 0x100>; + interrupts = ; + clocks = <&clk_s_a1_ls 0>, + <&clockgen_b0 0>; + clock-names = "ic", "clk48"; + phys = <&usb2_phy>; + phy-names = "usb"; + resets = <&powerdown STIH407_USB2_PORT0_POWERDOWN>, + <&softreset STIH407_USB2_PORT0_SOFTRESET>; + reset-names = "power", "softreset"; + }; +... --- base-commit: 4c87cdd0328495759f6e9f9f4e1e53ef8032a76f change-id: 20260201-st-usb-f1348562ad65 Best regards, -- Charan Pedumuru