From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx-relay03-hz2.antispameurope.com (mx-relay03-hz2.antispameurope.com [83.246.65.89]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C54352E9EC7 for ; Fri, 19 Dec 2025 08:54:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=83.246.65.89 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766134446; cv=pass; b=C8jYBvxAS6NHUGIqS0kUKuzM2UEgUz3/pp8bikOR5ugTwgSYzdmM6jVAWPQ5Kp5HO8sg0BJud000/uJ6anSlz5sqo62XvoGS2oJsLbBg95lb/VBkA3YhEpadmL0dVO832dZDexhgQDR1PF3zo4k56YyIgm/ctv2oMETWDiENvm4= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1766134446; c=relaxed/simple; bh=7lPH8ZuwqrR0EPFMmGW3KMxzeLFRv6JnjvXAyllK02A=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=hXxzWUwAzOsAa42QKP2LAZdJQyzvLmP9guPy2ou/PMLvte4obey1r56yqavpYdHUQAUf8eq6nkQA+Cb4EpztGwf8umHuMVv9PHwf7vQWzlMvHI1Nd7w0kjClcK0yaAz3OWnph2uwYZhyZvwpz9DgnxSPWaFpjWtpO9i0jAxdDjg= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com; spf=pass smtp.mailfrom=ew.tq-group.com; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b=tQY4/08X; arc=pass smtp.client-ip=83.246.65.89 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ew.tq-group.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ew.tq-group.com header.i=@ew.tq-group.com header.b="tQY4/08X" ARC-Authentication-Results: i=1; mx-gate03-hz2.hornetsecurity.com 1; spf=pass reason=mailfrom (ip=94.100.132.6, headerfrom=ew.tq-group.com) smtp.mailfrom=ew.tq-group.com smtp.helo=hmail-p-smtp01-out04-hz1.hornetsecurity.com; dmarc=pass header.from=ew.tq-group.com orig.disposition=pass ARC-Message-Signature: a=rsa-sha256; bh=XlXr7igiWKsjjzIb+5AsG+BOhT+y2sXxD6hRFSbAez4=; c=relaxed/relaxed; d=hornetsecurity.com; h=from:to:date:subject:mime-version:; i=1; s=hse1; t=1766134359; b=jIjqoLq9G1TJPTN8YGeipbS4YZtrDex/H7RWR1iN4B7YXajH9+46V9UPATqescEBoShgeUb4 m3BLSGoPVKVs8hWz245TzOeztk8gW0z9yU1Se/lsuuUSb2NHTHGdeGPFZUktO+e07CEHzvf5gdH iufIOC4qrhnBfhVNvHqdGXs16bR19eTTcY4Whd76yMjWzt2s8E+aXOex7UYp6lKCM342nZpQdRk aX2+qe6/RDWaFH2vqmfNyE6hAykTjgsPaiEB80kF4L7G8eqNG3G21yBkVcdDeJCTz+UBwdrQut6 H9/EH62/SsgwktHgu20ww7yS1v0GGzOkGnwtO7K0t9Ojg== ARC-Seal: a=rsa-sha256; cv=none; d=hornetsecurity.com; i=1; s=hse1; t=1766134359; b=Vuw9YVrWjJ73APW++5XC+lSVtqXwZk11iS5hPInt1P3mbL+Fj5sK4+mmGasKhRRDrpG2XNP2 H8ZogValua6iyQlWa9VaMpr3Q75NBUR55Lu4IwyNzic+zC9XAN18mshMVhEr4AC21C9jIi0m1oN 6ob1g/LHTlNXHY2wnb8L8eqopef4cNfBET8nY0GYHhDxeJ8GetfEZnyH0f0Tbh9JEsw3vonaI3X D8NwMruGN/vEaCyibv7ngkyFfOeG23suYv1n0fe8BqjoTVqRi9dE+LJZoftozkSHocuTid7UOaA j4UVXqRck5wGqWM+mML0jQfX+zfNOqi9ESVA8tZKTp2ig== Received: from he-nlb01-hz1.hornetsecurity.com ([94.100.132.6]) by mx-relay03-hz2.antispameurope.com; Fri, 19 Dec 2025 09:52:38 +0100 Received: from steina-w.localnet (host-82-135-125-110.customer.m-online.net [82.135.125.110]) (Authenticated sender: alexander.stein@ew.tq-group.com) by hmail-p-smtp01-out04-hz1.hornetsecurity.com (Postfix) with ESMTPSA id 4751A220D57; Fri, 19 Dec 2025 09:52:16 +0100 (CET) From: Alexander Stein To: Geert Uytterhoeven Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Peter Chen , Pawel Laszczak , Roger Quadros , Greg Kroah-Hartman , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Magnus Damm , Marek Vasut , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-usb@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux@ew.tq-group.com Subject: Re: [PATCH 0/6] Support TQMa8QM Date: Fri, 19 Dec 2025 09:52:15 +0100 Message-ID: <24355727.EfDdHjke4D@steina-w> Organization: TQ-Systems GmbH In-Reply-To: References: <20251218152058.1521806-1-alexander.stein@ew.tq-group.com> Precedence: bulk X-Mailing-List: linux-usb@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="iso-8859-1" X-cloud-security-sender:alexander.stein@ew.tq-group.com X-cloud-security-recipient:linux-usb@vger.kernel.org X-cloud-security-crypt: load encryption module X-cloud-security-Mailarchiv: E-Mail archived for: alexander.stein@ew.tq-group.com X-cloud-security-Mailarchivtype:outbound X-cloud-security-Virusscan:CLEAN X-cloud-security-disclaimer: This E-Mail was scanned by E-Mailservice on mx-relay03-hz2.antispameurope.com with 4dXh9s3M9TzYd7D X-cloud-security-connect: he-nlb01-hz1.hornetsecurity.com[94.100.132.6], TLS=1, IP=94.100.132.6 X-cloud-security-Digest:d9ceb68c40de01de860771274803b5bf X-cloud-security:scantime:2.014 DKIM-Signature: a=rsa-sha256; bh=XlXr7igiWKsjjzIb+5AsG+BOhT+y2sXxD6hRFSbAez4=; c=relaxed/relaxed; d=ew.tq-group.com; h=content-type:mime-version:subject:from:to:message-id:date; s=hse1; t=1766134358; v=1; b=tQY4/08Xels+54jJxUNIO09cR/zaxPVD4HHJhXRseN1HgoKx12hGEZLoR1oFi701XaF1KrA8 m01LM8Fd1jOur05rG+yLiBYIk5spVGSsZR8PErAdbZyf6ET1p5lT7AuKBXX6FZrhL3chQn8gwv/ ixdtpyH2Kzx0wKt9DrCiYed8UsREcP/m+v4ovCAwnR9Wu1f4CV01x4h9Mki4ZVkYS0MiEucPVxQ MdN5x2J9HsAP69mVtvVUntV2zmBNE/gt9fxwKHylAunIGJk2ISKy2ZS+AjXfeuiG+fCLEY0eCeC 8DDkl83bmxIIxTEV9tDbRxvjtVgMrarMwUHUvyiESWsiQ== Am Donnerstag, 18. Dezember 2025, 16:28:39 CET schrieb Geert Uytterhoeven: > Hi Alexander, >=20 > On Thu, 18 Dec 2025 at 16:22, Alexander Stein > wrote: > > this series adds support for TQ's TQMa8QM. The first 3 patches are prep= atory: > > 1. Add support for clock-output-names for clk-renesas-pcie. This is nec= essary > > as clk-imx8qxp-lpcg.c (driver for phyx1 phyx2 clock gating) reqiures th= at > > property on the parent clock. >=20 > Hmm, clock consumers should have no business with the names used by > clock providers, even less so whether those names are specified in DT > or not. Well drivers/clk/imx/clk-imx8qxp-lpcg.c does exactly this. AFAIK not just the ones references in DT, but also hard codes ones. The root cause is that clock-hsio-refa and clock-hsio-refb in arch/arm64/boot/dts/freescale/imx8-ss-hsio.dtsi are setting platform-specif= ic GPIOs in SoC .dtsi... My current idea is to use fixed-factor-clock instead: > &hsio_refa_clk { > compatible =3D "fixed-factor-clock"; > clocks =3D <&pcieclk 0>; > clock-div =3D <1>; > clock-mult =3D <1>; > /delete-property/ enable-gpios; > }; >=20 > &hsio_refb_clk { > compatible =3D "fixed-factor-clock"; > clocks =3D <&pcieclk 0>; > clock-div =3D <1>; > clock-mult =3D <1>; > /delete-property/ enable-gpios; > }; Best regards, Alexander =2D-=20 TQ-Systems GmbH | M=FChlstra=DFe 2, Gut Delling | 82229 Seefeld, Germany Amtsgericht M=FCnchen, HRB 105018 Gesch=E4ftsf=FChrer: Detlef Schneider, R=FCdiger Stahl, Stefan Schneider http://www.tq-group.com/