From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from smtpout10-04.prod.mesa1.secureserver.net (smtpout10-04.prod.mesa1.secureserver.net [64.202.165.238]) by ozlabs.org (Postfix) with SMTP id 7EE67DDECE for ; Sat, 3 Feb 2007 16:32:57 +1100 (EST) From: "Russell McGuire" To: "'Kumar Gala'" References: <000601c74531$62220820$6405a8c0@absolut> <0ACC0A3E-9DF3-4927-8F67-E525BA0E6C13@kernel.crashing.org> <000001c7454b$69a25ae0$6405a8c0@absolut> <0A655A39-4101-48B4-BE9C-50A30163679C@kernel.crashing.org> <000701c7457a$d180e300$6405a8c0@absolut> <183E66A5-E983-4D17-96E9-2EEAE6FDF7B6@kernel.crashing.org> <000f01c74587$10bc5cf0$6405a8c0@absolut> <1546691E-0CCF-41C9-8B8A-7C6326CEEF7E@kernel.crashing.org> <000301c7458b$b9eb1330$6405a8c0@absolut> <829261C6-F534-4B85-A04D-8D280E46B2CF@kernel.crashing.org> <000401c74591$8a3a4ec0$6405a8c0@absolut> <000801c7460d$211e46e0$6405a8c0@absolut> <974C77BD-19A0-4843-8E7B-3B430DB4ADE9@kernel.crashing.org> <001101c74629$28797380$6405a8c0@absolut> <001001c74674$b17bf4f0$6405a8c0@absolut> <567B131D-57F5-4972-AF09-5373D041368C@kernel.crashing.org> <000b01c746cf$35accc40$6405a8c0@absolu t> Subject: RE: 8360E - PCI / DTC Blob Setup Date: Fri, 2 Feb 2007 21:32:44 -0800 Message-ID: <000701c74754$bbd23910$6405a8c0@absolut> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" In-Reply-To: Cc: linuxppc-embedded@ozlabs.org Reply-To: rmcguire@videopresence.com List-Id: Linux on Embedded PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , > On Feb 2, 2007, at 7:36 AM, Russell McGuire wrote: > > > > > Well I am getting smarter on this: > > > > I have read through the PCI Bridge Specs and found another issue > > that might > > have been causing a problem with the IDSEL lines. Unless you are > > interested > > I'll forgo that explanation and just go with fact that I have > > changed the > > IDSEL mappings to be legal when they are issued from the 83xx. > > > > I have changed the IDSELs to be as follows, does this look correct? > > Not sure, I'm a little confused as to how exactly things are wired on > your board. It would seem like you have 2 P2P bridges connected to > the processor. Behind one bridge is 2 slots and behind the second is > 1 slot? Absolutely correct, I probably should send a picture. :-) But yes, the CPU host bridge is directly connected to a DUAL P2P bridge chip. There are no SLOTS on BUS 0. The P2P then provides BUS 1 and BUS 2. I did this in the design to allow slower 33Mhz cards to operate in the system without slowing down the 66Mhz cards . BUS 1 has two slots, and BUS 2 has one slot, for a total of three. I would be more than happy to send a 2 page PDF file of the schematic. This design obviously hasn't been proofed yet. Though it 'seems' to almost work. -Russ