From: "Andrew Dennison" <andrew.dennison@motec.com.au>
To: "'Zeitler, Nathan'" <nzeitler@osii.com>, <wd@denx.de>
Cc: linuxppc-embedded@ozlabs.org
Subject: RE: Lite5200 and PCI1520
Date: Tue, 14 Dec 2004 10:48:11 +1100 [thread overview]
Message-ID: <002a01c4e16e$34451010$4000a8c0@CAT> (raw)
In-Reply-To: <01C22B6B78D52B46BE3C38FB525617EF909AC7@osimail.osii.com>
Nathan Zeitler wrote:
> Hello Wolfgang,
>=20
>> Now what? Is it a custom board, or a Lite5200?
>=20
> My apologies. It is a custom board based closely on the design of the
> Lite5200. Thus we are able to put a PCI1520 chip on the same PCB and
> connect it to the MPC5200 PCI bus.
Nathan,
I posted a question on cardbus with the 5200 a few weeks ago but got no
reply. I think the reason is that cardbus / pcmcia support may not have
been considered when the 5200 PCI memory map was laid out, but I would
love to be contradicted!
I also have a custom board with a mpc5200, pci1520 cardbus bridge, DDR,
etc.
Which kernel are you using?
I'm using Denx linuxppc_2_4_devel cvs and so far I've had to make =
several
changes to get close to a working system. I've changed the PCI bus =
mapping
so ISA I/O (ie PCMCIA) is at the bottom of the PCI address space, from =
my
reading / debugging this seems to be required to get PCMCIA to work. I
initially tried hacking yenta.c to use a high I/O range (like you have)
but this doesn't seem to be the solution. My memory map is now as =
follows:
/*
* VPC mapping deviates from icecube so PCMCIA can work!
* From Processor to PCI:
* PCI Mem Space: 0x40000000 - 0x50000000 -> 0x40000000 - 0x50000000
(256 MB)
* PCI I/O Space: 0x50000000 - 0x51000000 -> 0x00000000 - 0x01000000 =
(16
MB)
*
* From PCI to Processor:
* System Memory: 0x80000000 -> 0x00000000
*/
this also requires:
#define _IO_BASE isa_io_base=20
and isa_io_base to be set to the correct virtual address, =
pci_dram_offset
=3D 0x8000000, among other changes.
I also have a few outstanding issues that I haven't resolved yet, hence =
I
haven't posted a full patch, but I can now load and configure a wireless
ethernet card. Loading cardbus drivers currently fails when accessing =
PCI
configuration space on the cardbus bus, and I haven't sorted this out =
yet.
Part of the reason for my reply is also to check if my current approach
(remapping the PCI address space) is sane - comments anyone? I have made
similar changes in u-boot and can now read / write CF cards so it seems
like the right approach for the kernel too.
Andrew
next prev parent reply other threads:[~2004-12-13 23:48 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2004-12-13 22:09 Lite5200 and PCI1520 Zeitler, Nathan
2004-12-13 23:48 ` Andrew Dennison [this message]
2004-12-14 0:32 ` Wolfgang Denk
2004-12-14 1:25 ` Andrew Dennison
2004-12-17 7:11 ` Lite5200 and PCI1520 - preliminary patch Andrew Dennison
-- strict thread matches above, loose matches on Subject: below --
2004-12-14 0:06 Lite5200 and PCI1520 Zeitler, Nathan
2004-12-14 0:45 ` Andrew Dennison
2004-12-13 17:50 Zeitler, Nathan
2004-12-13 21:13 ` Wolfgang Denk
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='002a01c4e16e$34451010$4000a8c0@CAT' \
--to=andrew.dennison@motec.com.au \
--cc=linuxppc-embedded@ozlabs.org \
--cc=nzeitler@osii.com \
--cc=wd@denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).