From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from gate.crashing.org (gate.crashing.org [63.228.1.57]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client did not present a certificate) by ozlabs.org (Postfix) with ESMTPS id AB5FADDF44 for ; Fri, 30 May 2008 08:07:36 +1000 (EST) Subject: Re: MMIO and gcc re-ordering issue From: Benjamin Herrenschmidt To: Trent Piepho In-Reply-To: References: <1211852026.3286.36.camel@pasglop> <20080526.184047.88207142.davem@davemloft.net> <1211854540.3286.42.camel@pasglop> <20080526.192812.184590464.davem@davemloft.net> <20080526204233.75b71bb8@infradead.org> <1211872130.3286.64.camel@pasglop> <1211922696.3286.82.camel@pasglop> <1212097223.8888.55.camel@pasglop> Content-Type: text/plain Date: Fri, 30 May 2008 08:05:39 +1000 Message-Id: <1212098739.8888.58.camel@pasglop> Mime-Version: 1.0 Cc: linux-arch@vger.kernel.org, Roland Dreier , Jes Sorensen , linux-kernel@vger.kernel.org, linuxppc-dev@ozlabs.org, scottwood@freescale.com, torvalds@linux-foundation.org, David Miller , alan@lxorguk.ukuu.org.uk, Arjan van de Ven Reply-To: benh@kernel.crashing.org List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Thu, 2008-05-29 at 14:48 -0700, Trent Piepho wrote: > I wrote a JTAG over gpio driver for the powerpc MPC8572DS platform. With the > non-raw io accessors, the JTAG clock can run at almost ~9.5 MHz. Using raw > versions (which I had to write since powerpc doesn't have any), the clock > speed increases to about 28 MHz. So it can make a very significant different. Yes, sync's can hurt a lot. This is why I initially tried to get more relaxed semantics. We could implement something like __ variants and do something that would still have eieio's but not sync's for example (ie. MMIOs are still ordered vs. each other but not vs. coherent memory). Ben.