* [PATCH v2] powerpc: add defintion for MSR[GS] to list of MSR bits
@ 2009-03-03 16:23 Timur Tabi
0 siblings, 0 replies; only message in thread
From: Timur Tabi @ 2009-03-03 16:23 UTC (permalink / raw)
To: linuxppc-dev, benh
Add macros for the GS (guest state) bit to the list of MSR bit definitions.
On PowerPC cores that support embedded hypervisor mode, GS is cleared if
the system is running in hypervisor state (and MSR[PR] is cleared), and set
if it's running in guest state. See the Power ISA 2.06 specification for
more information.
Signed-off-by: Timur Tabi <timur@freescale.com>
---
v2: moved the definition from reg.h to reg_booke.h, where it belongs
arch/powerpc/include/asm/reg_booke.h | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
diff --git a/arch/powerpc/include/asm/reg_booke.h b/arch/powerpc/include/asm/reg_booke.h
index c030741..cf1c41f 100644
--- a/arch/powerpc/include/asm/reg_booke.h
+++ b/arch/powerpc/include/asm/reg_booke.h
@@ -10,6 +10,7 @@
#define __ASM_POWERPC_REG_BOOKE_H__
/* Machine State Register (MSR) Fields */
+#define MSR_GS (1<<28) /* Guest state */
#define MSR_UCLE (1<<26) /* User-mode cache lock enable */
#define MSR_SPE (1<<25) /* Enable SPE */
#define MSR_DWE (1<<10) /* Debug Wait Enable */
--
1.5.5
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2009-03-03 16:23 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2009-03-03 16:23 [PATCH v2] powerpc: add defintion for MSR[GS] to list of MSR bits Timur Tabi
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).