* Enabling Cache in MPC5200
@ 2007-09-04 8:22 sanguru
0 siblings, 0 replies; only message in thread
From: sanguru @ 2007-09-04 8:22 UTC (permalink / raw)
To: linuxppc-embedded
Hi,
I am using a LITE5200 evaluation board, and am not able to enable the
cache.
The execution hangs in these calls.
void EnableInstCache(void)
{
__asm(" mfspr r5,1008");
__asm(" ori r5,r5,0x00008800");// # Set the ICE and ICFI bit
__asm(" andi. r6,r5,0x0000F7FF");// # clear the ICFI bit for the
final store
__asm(" mtspr 1008,r5");
__asm(" isync");
__asm(" isync");
__asm(" isync");
__asm(" isync");
__asm(" sync");
__asm(" mtspr 1008,r6");// # Do the final store
__asm(" isync");
__asm(" sync");
}
void EnableDataCache(void)
{
__asm(" mfspr r5,1008");
__asm(" ori r5,r5,0x00004400");// # Set the ICE and ICFI bit
__asm(" andi. r6,r5,0x0000FBFF");// # clear the ICFI bit for the
final store
__asm(" mtspr 1008,r5");
__asm(" isync");
__asm(" isync");
__asm(" isync");
__asm(" isync");
__asm(" sync");
__asm(" mtspr 1008,r6");// # Do the final store
__asm(" isync");
__asm(" sync");
}
What could be the problem?
Thanks
-San
--
View this message in context: http://www.nabble.com/Enabling-Cache-in-MPC5200-tf4376247.html#a12473922
Sent from the linuxppc-embedded mailing list archive at Nabble.com.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2007-09-04 8:22 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2007-09-04 8:22 Enabling Cache in MPC5200 sanguru
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).