From: Kumar Gala <galak@kernel.crashing.org>
To: linuxppc-dev@ozlabs.org
Subject: [PATCH 11/11] powerpc/85xx: Add P1020RDB 36-bit address map device tree
Date: Sat, 22 Oct 2011 16:20:52 -0500 [thread overview]
Message-ID: <1319318452-27036-11-git-send-email-galak@kernel.crashing.org> (raw)
In-Reply-To: <1319318452-27036-10-git-send-email-galak@kernel.crashing.org>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
---
arch/powerpc/boot/dts/p1020rdb_36b.dts | 66 ++++++++++++++++++++++++++++++++
1 files changed, 66 insertions(+), 0 deletions(-)
create mode 100644 arch/powerpc/boot/dts/p1020rdb_36b.dts
diff --git a/arch/powerpc/boot/dts/p1020rdb_36b.dts b/arch/powerpc/boot/dts/p1020rdb_36b.dts
new file mode 100644
index 0000000..bdbdb60
--- /dev/null
+++ b/arch/powerpc/boot/dts/p1020rdb_36b.dts
@@ -0,0 +1,66 @@
+/*
+ * P1020 RDB Device Tree Source (36-bit address map)
+ *
+ * Copyright 2009-2011 Freescale Semiconductor Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ */
+
+/include/ "fsl/p1020si-pre.dtsi"
+/ {
+ model = "fsl,P1020RDB";
+ compatible = "fsl,P1020RDB";
+
+ memory {
+ device_type = "memory";
+ };
+
+ board_lbc: lbc: localbus@fffe05000 {
+ reg = <0xf 0xffe05000 0 0x1000>;
+
+ /* NOR, NAND Flashes and Vitesse 5 port L2 switch */
+ ranges = <0x0 0x0 0xf 0xef000000 0x01000000
+ 0x1 0x0 0xf 0xffa00000 0x00040000
+ 0x2 0x0 0xf 0xffb00000 0x00020000>;
+ };
+
+ board_soc: soc: soc@fffe00000 {
+ ranges = <0x0 0xf 0xffe00000 0x100000>;
+ };
+
+ pci0: pcie@fffe09000 {
+ reg = <0xf 0xffe09000 0 0x1000>;
+ ranges = <0x2000000 0x0 0xc0000000 0xc 0x20000000 0x0 0x20000000
+ 0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x10000>;
+ pcie@0 {
+ ranges = <0x2000000 0x0 0xc0000000
+ 0x2000000 0x0 0xc0000000
+ 0x0 0x20000000
+
+ 0x1000000 0x0 0x0
+ 0x1000000 0x0 0x0
+ 0x0 0x100000>;
+ };
+ };
+
+ pci1: pcie@fffe0a000 {
+ reg = <0xf 0xffe0a000 0 0x1000>;
+ ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000
+ 0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
+ pcie@0 {
+ ranges = <0x2000000 0x0 0x80000000
+ 0x2000000 0x0 0x80000000
+ 0x0 0x20000000
+
+ 0x1000000 0x0 0x0
+ 0x1000000 0x0 0x0
+ 0x0 0x100000>;
+ };
+ };
+};
+
+/include/ "p1020rdb.dtsi"
+/include/ "fsl/p1020si-post.dtsi"
--
1.7.3.4
next prev parent reply other threads:[~2011-10-22 21:21 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-10-22 21:20 [PATCH 01/11] powerpc/85xx: Add 'fsl, pq3-gpio' compatiable for GPIO driver Kumar Gala
2011-10-22 21:20 ` [PATCH 02/11] powerpc/85xx: Simplify P1020RDB CAMP dts using includes Kumar Gala
2011-10-22 21:20 ` [PATCH 03/11] powerpc/85xx: Rework PCI nodes on P1020RDB Kumar Gala
2011-10-22 21:20 ` [PATCH 04/11] powerpc/85xx: Update SPI binding to match binding spec for P1020RDB Kumar Gala
2011-10-22 21:20 ` [PATCH 05/11] powerpc/85xx: Update P1020 SEC3.3 node to match actual SoC HW Kumar Gala
2011-10-22 21:20 ` [PATCH 06/11] powerpc/85xx: Add ethernet magic packet property to P1020 device tree Kumar Gala
2011-10-22 21:20 ` [PATCH 07/11] powerpc/85xx: p1020si.dtsi update interrupt handling Kumar Gala
2011-10-22 21:20 ` [PATCH 08/11] powerpc/85xx: create dts components to build up an SoC Kumar Gala
2011-10-22 21:20 ` [PATCH 09/11] powerpc/85xx: Rework P1020 SoC device tree Kumar Gala
2011-10-22 21:20 ` [PATCH 10/11] powerpc/85xx: Rework P1020RDB " Kumar Gala
2011-10-22 21:20 ` Kumar Gala [this message]
2011-10-25 22:19 ` [PATCH 06/11] powerpc/85xx: Add ethernet magic packet property to P1020 " Scott Wood
2011-10-26 3:35 ` Kumar Gala
2011-10-26 16:02 ` Scott Wood
2011-10-23 14:37 ` [PATCH 03/11] powerpc/85xx: Rework PCI nodes on P1020RDB Tabi Timur-B04825
2011-10-24 14:02 ` Kumar Gala
2011-10-24 14:05 ` Timur Tabi
2011-11-03 17:59 ` [PATCH 01/11] powerpc/85xx: Add 'fsl, pq3-gpio' compatiable for GPIO driver Kumar Gala
-- strict thread matches above, loose matches on Subject: below --
2011-11-10 16:06 Kumar Gala
2011-11-10 16:07 ` [PATCH 02/11] powerpc/85xx: Simplify P1020RDB CAMP dts using includes Kumar Gala
2011-11-10 16:07 ` [PATCH 03/11] powerpc/85xx: Rework PCI nodes on P1020RDB Kumar Gala
2011-11-10 16:07 ` [PATCH 04/11] powerpc/85xx: Update SPI binding to match binding spec for P1020RDB Kumar Gala
2011-11-10 16:07 ` [PATCH 05/11] powerpc/85xx: Update P1020 SEC3.3 node to match actual SoC HW Kumar Gala
2011-11-10 16:07 ` [PATCH 06/11] powerpc/85xx: Add ethernet magic packet property to P1020 device tree Kumar Gala
2011-11-10 16:07 ` [PATCH 07/11] powerpc/85xx: p1020si.dtsi update interrupt handling Kumar Gala
2011-11-10 16:07 ` [PATCH 08/11] powerpc/85xx: create dts components to build up an SoC Kumar Gala
2011-11-10 16:07 ` [PATCH 09/11] powerpc/85xx: Rework P1020 SoC device tree Kumar Gala
2011-11-10 16:07 ` [PATCH 10/11] powerpc/85xx: Rework P1020RDB " Kumar Gala
2011-11-10 16:07 ` [PATCH 11/11] powerpc/85xx: Add P1020RDB 36-bit address map " Kumar Gala
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1319318452-27036-11-git-send-email-galak@kernel.crashing.org \
--to=galak@kernel.crashing.org \
--cc=linuxppc-dev@ozlabs.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).