[PATCH 1/2] powerpc/p2020rdb: move the NAND address.

[PATCH 1/2] powerpc/p2020rdb: move the NAND address.

[Sebastian Andrzej Siewior]

It is not at 0xffa00000. According to current u-boot source the NAND
controller is always at 0xff800000 and it is either at CS0 or CS1
depending on NAND or NAND+NOR mode. In 36bit mode it is shifted to
0xfff800000 but it has always an eight there and never an A.

Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
---
 arch/powerpc/boot/dts/p2020rdb.dts |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/powerpc/boot/dts/p2020rdb.dts b/arch/powerpc/boot/dts/p2020rdb.dts
index eb8a6aa..8f25ef2 100644
--- a/arch/powerpc/boot/dts/p2020rdb.dts
+++ b/arch/powerpc/boot/dts/p2020rdb.dts
@@ -34,7 +34,7 @@
 
 		/* NOR and NAND Flashes */
 		ranges = <0x0 0x0 0x0 0xef000000 0x01000000
-			  0x1 0x0 0x0 0xffa00000 0x00040000
+			  0x1 0x0 0x0 0xff800000 0x00040000
 			  0x2 0x0 0x0 0xffb00000 0x00020000>;
 
 		nor@0,0 {
-- 
1.7.9.1

[PATCH 2/2] powerpc/p2020rdb p1010rdb: lower spi flash freq to 40Mhz

[Sebastian Andrzej Siewior]

This is here most likely since the FSL bsp. Back in the FSL bsp it was
set to 50Mhz and working. However the driver divided the SoC freq. only
by 2. According to the TRM the platform clock (which the manual refers
in its formula) is the system clock divided by two. So in the end it has
to divide by 4 and this is what the fsl-spi driver in tree is doing.
Since then the flash is not wokring I guess. After chaning the freq from
50Mhz to 40Mhz like others do then I can access the flash.

Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
---
 arch/powerpc/boot/dts/p1010rdb.dtsi |    2 +-
 arch/powerpc/boot/dts/p2020rdb.dts  |    2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/powerpc/boot/dts/p1010rdb.dtsi b/arch/powerpc/boot/dts/p1010rdb.dtsi
index d4c4a77..1c41ef0 100644
--- a/arch/powerpc/boot/dts/p1010rdb.dtsi
+++ b/arch/powerpc/boot/dts/p1010rdb.dtsi
@@ -138,7 +138,7 @@
 			#size-cells = <1>;
 			compatible = "spansion,s25sl12801";
 			reg = <0>;
-			spi-max-frequency = <50000000>;
+			spi-max-frequency = <40000000>;
 
 			partition@0 {
 				/* 1MB for u-boot Bootloader Image */
diff --git a/arch/powerpc/boot/dts/p2020rdb.dts b/arch/powerpc/boot/dts/p2020rdb.dts
index 8f25ef2..153bc76 100644
--- a/arch/powerpc/boot/dts/p2020rdb.dts
+++ b/arch/powerpc/boot/dts/p2020rdb.dts
@@ -157,7 +157,7 @@
 				#size-cells = <1>;
 				compatible = "spansion,s25sl12801";
 				reg = <0>;
-				spi-max-frequency = <50000000>;
+				spi-max-frequency = <40000000>;
 
 				partition@0 {
 					/* 512KB for u-boot Bootloader Image */
-- 
1.7.9.1

Re: [PATCH 1/2] powerpc/p2020rdb: move the NAND address.

[Kumar Gala]

On Mar 15, 2012, at 12:40 PM, Sebastian Andrzej Siewior wrote:

> It is not at 0xffa00000. According to current u-boot source the NAND
> controller is always at 0xff800000 and it is either at CS0 or CS1
> depending on NAND or NAND+NOR mode. In 36bit mode it is shifted to
> 0xfff800000 but it has always an eight there and never an A.
> 
> Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
> ---
> arch/powerpc/boot/dts/p2020rdb.dts |    2 +-
> 1 files changed, 1 insertions(+), 1 deletions(-)

applied

- k

Re: [PATCH 2/2] powerpc/p2020rdb p1010rdb: lower spi flash freq to 40Mhz

[Kumar Gala]

On Mar 15, 2012, at 12:40 PM, Sebastian Andrzej Siewior wrote:

> This is here most likely since the FSL bsp. Back in the FSL bsp it was
> set to 50Mhz and working. However the driver divided the SoC freq. only
> by 2. According to the TRM the platform clock (which the manual refers
> in its formula) is the system clock divided by two. So in the end it has
> to divide by 4 and this is what the fsl-spi driver in tree is doing.
> Since then the flash is not wokring I guess. After chaning the freq from
> 50Mhz to 40Mhz like others do then I can access the flash.
> 
> Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
> ---
> arch/powerpc/boot/dts/p1010rdb.dtsi |    2 +-
> arch/powerpc/boot/dts/p2020rdb.dts  |    2 +-
> 2 files changed, 2 insertions(+), 2 deletions(-)

applied

- k