From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from va3outboundpool.messaging.microsoft.com (va3ehsobe004.messaging.microsoft.com [216.32.180.14]) (using TLSv1 with cipher AES128-SHA (128/128 bits)) (Client CN "mail.global.frontbridge.com", Issuer "Microsoft Secure Server Authority" (not verified)) by ozlabs.org (Postfix) with ESMTPS id A1B942C00B9 for ; Thu, 4 Apr 2013 03:40:04 +1100 (EST) Received: from mail101-va3 (localhost [127.0.0.1]) by mail101-va3-R.bigfish.com (Postfix) with ESMTP id C89A32C0083 for ; Wed, 3 Apr 2013 16:39:59 +0000 (UTC) Received: from VA3EHSMHS027.bigfish.com (unknown [10.7.14.240]) by mail101-va3.bigfish.com (Postfix) with ESMTP id 8C14B22004E for ; Wed, 3 Apr 2013 16:39:58 +0000 (UTC) Date: Wed, 3 Apr 2013 11:39:54 -0500 From: Scott Wood Subject: Re: [PATCH 2/5] powerpc/fsl-booke: Add initial silicon device tree files for B4860 and B4420 To: Leekha Shaveta-B20052 References: <1364886968-9634-1-git-send-email-shaveta@freescale.com> <1364930341.24520.15@snotra> In-Reply-To: (from B20052@freescale.com on Wed Apr 3 01:42:14 2013) Message-ID: <1365007194.25627.1@snotra> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii"; delsp=Yes; format=Flowed Cc: Wood Scott-B07421 , Zhao Chenhui-B35336 , Mehresh Ramneek-B31383 , Garg Vakul-B16394 , Lian Minghuan-B31939 , Tang Yuantian-B29983 , Fleming Andy-AFLEMING , Sethi Varun-B16395 , "linuxppc-dev@lists.ozlabs.org" List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On 04/03/2013 01:42:14 AM, Leekha Shaveta-B20052 wrote: >=20 >=20 > -----Original Message----- > From: Wood Scott-B07421 > Sent: Wednesday, April 03, 2013 12:49 AM > To: Leekha Shaveta-B20052 > Cc: linuxppc-dev@lists.ozlabs.org; Zhao Chenhui-B35336; Lian =20 > Minghuan-B31939; Leekha Shaveta-B20052; Garg Vakul-B16394; Tang =20 > Yuantian-B29983; Fleming Andy-AFLEMING; Mehresh Ramneek-B31383; Sethi =20 > Varun-B16395 > Subject: Re: [PATCH 2/5] powerpc/fsl-booke: Add initial silicon =20 > device tree files for B4860 and B4420 >=20 > On 04/02/2013 02:16:05 AM, Shaveta Leekha wrote: > > +/ { > > + compatible =3D "fsl,B4860"; > > + > > + cpus { > > + cpu1: PowerPC,e6500@1 { > > + device_type =3D "cpu"; > > + reg =3D <2 3>; > > + next-level-cache =3D <&L2>; > > + }; > > + cpu2: PowerPC,e6500@2 { > > + device_type =3D "cpu"; > > + reg =3D <4 5>; > > + next-level-cache =3D <&L2>; > > + }; > > + cpu3: PowerPC,e6500@3 { > > + device_type =3D "cpu"; > > + reg =3D <6 7>; > > + next-level-cache =3D <&L2>; > > + }; >=20 > The unit addresses need to match "reg". > [SL] You mean "@1" should match to "reg =3D <2 3>" ? Yes, it should be "@2" for that node. > As each e6500 core in B4860 is dual- threaded, reg property here =20 > represents the thread's identifier in that PA core. >=20 > So convention used in T4 and B4 is: core 0 having threads 0 and 1, > Core 1 having <2 3> and =20 > so on.... The convention used in device trees is that the unit address matches =20 the reg. -Scott=