[PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng]

Add irq_set_wake support. Just add IRQF_NO_SUSPEND to desc->action->flag.
So the wake up interrupt will not be disable in suspend_device_irqs.

Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
---
v3:
* Modify: Change "EINVAL" to "ENXIO" in mpic_irq_set_wake()

v2:
* Add: Check freescale chip in mpic_irq_set_wake().
* Remove: Support mpic_irq_set_wake() in ht_chip.

 arch/powerpc/sysdev/mpic.c | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/arch/powerpc/sysdev/mpic.c b/arch/powerpc/sysdev/mpic.c
index 3b2efd4..ae709d2 100644
--- a/arch/powerpc/sysdev/mpic.c
+++ b/arch/powerpc/sysdev/mpic.c
@@ -920,6 +920,22 @@ int mpic_set_irq_type(struct irq_data *d, unsigned int flow_type)
 	return IRQ_SET_MASK_OK_NOCOPY;
 }
 
+static int mpic_irq_set_wake(struct irq_data *d, unsigned int on)
+{
+	struct irq_desc *desc = container_of(d, struct irq_desc, irq_data);
+	struct mpic *mpic = mpic_from_irq_data(d);
+
+	if (!(mpic->flags & MPIC_FSL))
+		return -ENXIO;
+
+	if (on)
+		desc->action->flags |= IRQF_NO_SUSPEND;
+	else
+		desc->action->flags &= ~IRQF_NO_SUSPEND;
+
+	return 0;
+}
+
 void mpic_set_vector(unsigned int virq, unsigned int vector)
 {
 	struct mpic *mpic = mpic_from_irq(virq);
@@ -957,6 +973,7 @@ static struct irq_chip mpic_irq_chip = {
 	.irq_unmask	= mpic_unmask_irq,
 	.irq_eoi	= mpic_end_irq,
 	.irq_set_type	= mpic_set_irq_type,
+	.irq_set_wake	= mpic_irq_set_wake,
 };
 
 #ifdef CONFIG_SMP
@@ -971,6 +988,7 @@ static struct irq_chip mpic_tm_chip = {
 	.irq_mask	= mpic_mask_tm,
 	.irq_unmask	= mpic_unmask_tm,
 	.irq_eoi	= mpic_end_irq,
+	.irq_set_wake	= mpic_irq_set_wake,
 };
 
 #ifdef CONFIG_MPIC_U3_HT_IRQS
-- 
1.8.0

[PATCH v3 2/4] powerpc/mpic: add global timer support

[Wang Dongsheng]

The MPIC global timer is a hardware timer inside the Freescale PIC complying
with OpenPIC standard. When the specified interval times out, the hardware
timer generates an interrupt. The driver currently is only tested on fsl chip,
but it can potentially support other global timers complying to OpenPIC
standard.

The two independent groups of global timer on fsl chip, group A and group B,
are identical in their functionality, except that they appear at different
locations within the PIC register map. The hardware timer can be cascaded to
create timers larger than the default 31-bit global timers. Timer cascade
fields allow configuration of up to two 63-bit timers. But These two groups
of timers cannot be cascaded together.

It can be used as a wakeup source for low power modes. It also could be used
as periodical timer for protocols, drivers and etc.

Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
Signed-off-by: Li Yang <leoli@freescale.com>
---
v2:
* Modify: Set timer clock frequency in timer_group_get_freq().
* Modify: Change some of the comments. 

 arch/powerpc/include/asm/mpic_timer.h |  46 +++
 arch/powerpc/platforms/Kconfig        |  12 +
 arch/powerpc/sysdev/Makefile          |   1 +
 arch/powerpc/sysdev/mpic_timer.c      | 593 ++++++++++++++++++++++++++++++++++
 4 files changed, 652 insertions(+)
 create mode 100644 arch/powerpc/include/asm/mpic_timer.h
 create mode 100644 arch/powerpc/sysdev/mpic_timer.c

diff --git a/arch/powerpc/include/asm/mpic_timer.h b/arch/powerpc/include/asm/mpic_timer.h
new file mode 100644
index 0000000..0e23cd4
--- /dev/null
+++ b/arch/powerpc/include/asm/mpic_timer.h
@@ -0,0 +1,46 @@
+/*
+ * arch/powerpc/include/asm/mpic_timer.h
+ *
+ * Header file for Mpic Global Timer
+ *
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ *
+ * Author: Wang Dongsheng <Dongsheng.Wang@freescale.com>
+ *	   Li Yang <leoli@freescale.com>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ */
+
+#ifndef __MPIC_TIMER__
+#define __MPIC_TIMER__
+
+#include <linux/interrupt.h>
+#include <linux/time.h>
+
+struct mpic_timer {
+	void			*dev;
+	struct cascade_priv	*cascade_handle;
+	unsigned int		num;
+	unsigned int		irq;
+};
+
+#ifdef CONFIG_MPIC_TIMER
+struct mpic_timer *mpic_request_timer(irq_handler_t fn,  void *dev,
+		const struct timeval *time);
+void mpic_start_timer(struct mpic_timer *handle);
+void mpic_stop_timer(struct mpic_timer *handle);
+void mpic_get_remain_time(struct mpic_timer *handle, struct timeval *time);
+void mpic_free_timer(struct mpic_timer *handle);
+#else
+struct mpic_timer *mpic_request_timer(irq_handler_t fn,  void *dev,
+		const struct timeval *time) { return NULL; }
+void mpic_start_timer(struct mpic_timer *handle) { }
+void mpic_stop_timer(struct mpic_timer *handle) { }
+void mpic_get_remain_time(struct mpic_timer *handle, struct timeval *time) { }
+void mpic_free_timer(struct mpic_timer *handle) { }
+#endif
+
+#endif
diff --git a/arch/powerpc/platforms/Kconfig b/arch/powerpc/platforms/Kconfig
index 48a920d..c447b3c 100644
--- a/arch/powerpc/platforms/Kconfig
+++ b/arch/powerpc/platforms/Kconfig
@@ -87,6 +87,18 @@ config MPIC
 	bool
 	default n
 
+config MPIC_TIMER
+	bool "MPIC Global Timer"
+	depends on MPIC && FSL_SOC
+	default n
+	help
+	  The MPIC global timer is a hardware timer inside the
+	  Freescale PIC complying with OpenPIC standard. When the
+	  specified interval times out, the hardware timer generates
+	  an interrupt. The driver currently is only tested on fsl
+	  chip, but it can potentially support other global timers
+	  complying with the OpenPIC standard.
+
 config PPC_EPAPR_HV_PIC
 	bool
 	default n
diff --git a/arch/powerpc/sysdev/Makefile b/arch/powerpc/sysdev/Makefile
index a57600b..ff6184a 100644
--- a/arch/powerpc/sysdev/Makefile
+++ b/arch/powerpc/sysdev/Makefile
@@ -4,6 +4,7 @@ ccflags-$(CONFIG_PPC64)		:= -mno-minimal-toc
 
 mpic-msi-obj-$(CONFIG_PCI_MSI)	+= mpic_msi.o mpic_u3msi.o mpic_pasemi_msi.o
 obj-$(CONFIG_MPIC)		+= mpic.o $(mpic-msi-obj-y)
+obj-$(CONFIG_MPIC_TIMER)        += mpic_timer.o
 mpic-msgr-obj-$(CONFIG_MPIC_MSGR)	+= mpic_msgr.o
 obj-$(CONFIG_MPIC)		+= mpic.o $(mpic-msi-obj-y) $(mpic-msgr-obj-y)
 obj-$(CONFIG_PPC_EPAPR_HV_PIC)	+= ehv_pic.o
diff --git a/arch/powerpc/sysdev/mpic_timer.c b/arch/powerpc/sysdev/mpic_timer.c
new file mode 100644
index 0000000..c06db92
--- /dev/null
+++ b/arch/powerpc/sysdev/mpic_timer.c
@@ -0,0 +1,593 @@
+/*
+ * MPIC timer driver
+ *
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ * Author: Dongsheng Wang <Dongsheng.Wang@freescale.com>
+ *	   Li Yang <leoli@freescale.com>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ */
+
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/module.h>
+#include <linux/errno.h>
+#include <linux/mm.h>
+#include <linux/interrupt.h>
+#include <linux/slab.h>
+#include <linux/of.h>
+#include <linux/of_device.h>
+#include <linux/syscore_ops.h>
+#include <sysdev/fsl_soc.h>
+#include <asm/io.h>
+
+#include <asm/mpic_timer.h>
+
+#define FSL_GLOBAL_TIMER		0x1
+
+/* Clock Ratio
+ * Divide by 64 0x00000300
+ * Divide by 32 0x00000200
+ * Divide by 16 0x00000100
+ * Divide by  8 0x00000000 (Hardware default div)
+ */
+#define MPIC_TIMER_TCR_CLKDIV		0x00000300
+
+#define MPIC_TIMER_TCR_ROVR_OFFSET	24
+
+#define TIMER_STOP			0x80000000
+#define TIMERS_PER_GROUP		4
+#define MAX_TICKS			(~0U >> 1)
+#define MAX_TICKS_CASCADE		(~0U)
+#define TIMER_OFFSET(num)		(1 << (TIMERS_PER_GROUP - 1 - num))
+
+/* tv_usec should be less than ONE_SECOND, otherwise use tv_sec */
+#define ONE_SECOND			1000000
+
+struct timer_regs {
+	u32	gtccr;
+	u32	res0[3];
+	u32	gtbcr;
+	u32	res1[3];
+	u32	gtvpr;
+	u32	res2[3];
+	u32	gtdr;
+	u32	res3[3];
+};
+
+struct cascade_priv {
+	u32 tcr_value;			/* TCR register: CASC & ROVR value */
+	unsigned int cascade_map;	/* cascade map */
+	unsigned int timer_num;		/* cascade control timer */
+};
+
+struct timer_group_priv {
+	struct timer_regs __iomem	*regs;
+	struct mpic_timer		timer[TIMERS_PER_GROUP];
+	struct list_head		node;
+	unsigned int			timerfreq;
+	unsigned int			idle;
+	unsigned int			flags;
+	spinlock_t			lock;
+	void __iomem			*group_tcr;
+};
+
+static struct cascade_priv cascade_timer[] = {
+	/* cascade timer 0 and 1 */
+	{0x1, 0xc, 0x1},
+	/* cascade timer 1 and 2 */
+	{0x2, 0x6, 0x2},
+	/* cascade timer 2 and 3 */
+	{0x4, 0x3, 0x3}
+};
+
+static LIST_HEAD(timer_group_list);
+
+static void convert_ticks_to_time(struct timer_group_priv *priv,
+		const u64 ticks, struct timeval *time)
+{
+	u64 tmp_sec;
+
+	time->tv_sec = (__kernel_time_t)div_u64(ticks, priv->timerfreq);
+	tmp_sec = (u64)time->tv_sec * (u64)priv->timerfreq;
+
+	time->tv_usec = (__kernel_suseconds_t)
+		div_u64((ticks - tmp_sec) * 1000000, priv->timerfreq);
+
+	return;
+}
+
+/* the time set by the user is converted to "ticks" */
+static int convert_time_to_ticks(struct timer_group_priv *priv,
+		const struct timeval *time, u64 *ticks)
+{
+	u64 max_value;		/* prevent u64 overflow */
+	u64 tmp = 0;
+
+	u64 tmp_sec;
+	u64 tmp_ms;
+	u64 tmp_us;
+
+	max_value = div_u64(ULLONG_MAX, priv->timerfreq);
+
+	if (time->tv_sec > max_value ||
+			(time->tv_sec == max_value && time->tv_usec > 0))
+		return -EINVAL;
+
+	tmp_sec = (u64)time->tv_sec * (u64)priv->timerfreq;
+	tmp += tmp_sec;
+
+	tmp_ms = time->tv_usec / 1000;
+	tmp_ms = div_u64((u64)tmp_ms * (u64)priv->timerfreq, 1000);
+	tmp += tmp_ms;
+
+	tmp_us = time->tv_usec % 1000;
+	tmp_us = div_u64((u64)tmp_us * (u64)priv->timerfreq, 1000000);
+	tmp += tmp_us;
+
+	*ticks = tmp;
+
+	return 0;
+}
+
+/* detect whether there is a cascade timer available */
+static struct mpic_timer *detect_idle_cascade_timer(
+					struct timer_group_priv *priv)
+{
+	struct cascade_priv *casc_priv;
+	unsigned int map;
+	unsigned int array_size = ARRAY_SIZE(cascade_timer);
+	unsigned int num;
+	unsigned int i;
+	unsigned long flags;
+
+	casc_priv = cascade_timer;
+	for (i = 0; i < array_size; i++) {
+		spin_lock_irqsave(&priv->lock, flags);
+		map = casc_priv->cascade_map & priv->idle;
+		if (map == casc_priv->cascade_map) {
+			num = casc_priv->timer_num;
+			priv->timer[num].cascade_handle = casc_priv;
+
+			/* set timer busy */
+			priv->idle &= ~casc_priv->cascade_map;
+			spin_unlock_irqrestore(&priv->lock, flags);
+			return &priv->timer[num];
+		}
+		spin_unlock_irqrestore(&priv->lock, flags);
+		casc_priv++;
+	}
+
+	return NULL;
+}
+
+static int set_cascade_timer(struct timer_group_priv *priv, u64 ticks,
+		unsigned int num)
+{
+	struct cascade_priv *casc_priv;
+	u32 tcr;
+	u32 tmp_ticks;
+	u32 rem_ticks;
+
+	/* set group tcr reg for cascade */
+	casc_priv = priv->timer[num].cascade_handle;
+	if (!casc_priv)
+		return -EINVAL;
+
+	tcr = casc_priv->tcr_value |
+		(casc_priv->tcr_value << MPIC_TIMER_TCR_ROVR_OFFSET);
+	setbits32(priv->group_tcr, tcr);
+
+	tmp_ticks = div_u64_rem(ticks, MAX_TICKS_CASCADE, &rem_ticks);
+
+	out_be32(&priv->regs[num].gtccr, 0);
+	out_be32(&priv->regs[num].gtbcr, tmp_ticks | TIMER_STOP);
+
+	out_be32(&priv->regs[num - 1].gtccr, 0);
+	out_be32(&priv->regs[num - 1].gtbcr, rem_ticks);
+
+	return 0;
+}
+
+static struct mpic_timer *get_cascade_timer(struct timer_group_priv *priv,
+					u64 ticks)
+{
+	struct mpic_timer *allocated_timer;
+
+	/* Two cascade timers: Support the maximum time */
+	const u64 max_ticks = (u64)MAX_TICKS * (u64)MAX_TICKS_CASCADE;
+	int ret;
+
+	if (ticks > max_ticks)
+		return NULL;
+
+	/* detect idle timer */
+	allocated_timer = detect_idle_cascade_timer(priv);
+	if (!allocated_timer)
+		return NULL;
+
+	/* set ticks to timer */
+	ret = set_cascade_timer(priv, ticks, allocated_timer->num);
+	if (ret < 0)
+		return NULL;
+
+	return allocated_timer;
+}
+
+static struct mpic_timer *get_timer(const struct timeval *time)
+{
+	struct timer_group_priv *priv;
+	struct mpic_timer *timer;
+
+	u64 ticks;
+	unsigned int num;
+	unsigned int i;
+	unsigned long flags;
+	int ret;
+
+	list_for_each_entry(priv, &timer_group_list, node) {
+		ret = convert_time_to_ticks(priv, time, &ticks);
+		if (ret < 0)
+			return NULL;
+
+		if (ticks > MAX_TICKS) {
+			if (!(priv->flags & FSL_GLOBAL_TIMER))
+				return NULL;
+
+			timer = get_cascade_timer(priv, ticks);
+			if (!timer)
+				continue;
+
+			return timer;
+		}
+
+		for (i = 0; i < TIMERS_PER_GROUP; i++) {
+			/* one timer: Reverse allocation */
+			num = TIMERS_PER_GROUP - 1 - i;
+			spin_lock_irqsave(&priv->lock, flags);
+			if (priv->idle & (1 << i)) {
+				/* set timer busy */
+				priv->idle &= ~(1 << i);
+				/* set ticks & stop timer */
+				out_be32(&priv->regs[num].gtbcr,
+					ticks | TIMER_STOP);
+				out_be32(&priv->regs[num].gtccr, 0);
+				priv->timer[num].cascade_handle = NULL;
+				spin_unlock_irqrestore(&priv->lock, flags);
+				return &priv->timer[num];
+			}
+			spin_unlock_irqrestore(&priv->lock, flags);
+		}
+	}
+
+	return NULL;
+}
+
+/**
+ * mpic_start_timer - start hardware timer
+ * @handle: the timer to be started.
+ *
+ * It will do ->fn(->dev) callback from the hardware interrupt at
+ * the ->timeval point in the future.
+ */
+void mpic_start_timer(struct mpic_timer *handle)
+{
+	struct timer_group_priv *priv = container_of(handle,
+			struct timer_group_priv, timer[handle->num]);
+
+	clrbits32(&priv->regs[handle->num].gtbcr, TIMER_STOP);
+}
+EXPORT_SYMBOL(mpic_start_timer);
+
+/**
+ * mpic_stop_timer - stop hardware timer
+ * @handle: the timer to be stoped
+ *
+ * The timer periodically generates an interrupt. Unless user stops the timer.
+ */
+void mpic_stop_timer(struct mpic_timer *handle)
+{
+	struct timer_group_priv *priv = container_of(handle,
+			struct timer_group_priv, timer[handle->num]);
+	struct cascade_priv *casc_priv;
+
+	setbits32(&priv->regs[handle->num].gtbcr, TIMER_STOP);
+
+	casc_priv = priv->timer[handle->num].cascade_handle;
+	if (casc_priv) {
+		out_be32(&priv->regs[handle->num].gtccr, 0);
+		out_be32(&priv->regs[handle->num - 1].gtccr, 0);
+	} else {
+		out_be32(&priv->regs[handle->num].gtccr, 0);
+	}
+}
+EXPORT_SYMBOL(mpic_stop_timer);
+
+/**
+ * mpic_get_remain_time - get timer time
+ * @handle: the timer to be selected.
+ * @time: time for timer
+ *
+ * Query timer remaining time.
+ */
+void mpic_get_remain_time(struct mpic_timer *handle, struct timeval *time)
+{
+	struct timer_group_priv *priv = container_of(handle,
+			struct timer_group_priv, timer[handle->num]);
+	struct cascade_priv *casc_priv;
+
+	u64 ticks;
+	u32 tmp_ticks;
+
+	casc_priv = priv->timer[handle->num].cascade_handle;
+	if (casc_priv) {
+		tmp_ticks = in_be32(&priv->regs[handle->num].gtccr);
+		ticks = ((u64)tmp_ticks & UINT_MAX) * (u64)MAX_TICKS_CASCADE;
+		tmp_ticks = in_be32(&priv->regs[handle->num - 1].gtccr);
+		ticks += tmp_ticks;
+	} else {
+		ticks = in_be32(&priv->regs[handle->num].gtccr);
+	}
+
+	convert_ticks_to_time(priv, ticks, time);
+}
+EXPORT_SYMBOL(mpic_get_remain_time);
+
+/**
+ * mpic_free_timer - free hardware timer
+ * @handle: the timer to be removed.
+ *
+ * Free the timer.
+ *
+ * Note: can not be used in interrupt context.
+ */
+void mpic_free_timer(struct mpic_timer *handle)
+{
+	struct timer_group_priv *priv = container_of(handle,
+			struct timer_group_priv, timer[handle->num]);
+
+	struct cascade_priv *casc_priv;
+	unsigned long flags;
+
+	mpic_stop_timer(handle);
+
+	casc_priv = priv->timer[handle->num].cascade_handle;
+
+	free_irq(priv->timer[handle->num].irq, priv->timer[handle->num].dev);
+
+	spin_lock_irqsave(&priv->lock, flags);
+	if (casc_priv) {
+		u32 tcr;
+		tcr = casc_priv->tcr_value | (casc_priv->tcr_value <<
+					MPIC_TIMER_TCR_ROVR_OFFSET);
+		clrbits32(priv->group_tcr, tcr);
+		priv->idle |= casc_priv->cascade_map;
+		priv->timer[handle->num].cascade_handle = NULL;
+	} else {
+		priv->idle |= TIMER_OFFSET(handle->num);
+	}
+	spin_unlock_irqrestore(&priv->lock, flags);
+}
+EXPORT_SYMBOL(mpic_free_timer);
+
+/**
+ * mpic_request_timer - get a hardware timer
+ * @fn: interrupt handler function
+ * @dev: callback function of the data
+ * @time: time for timer
+ *
+ * This executes the "request_irq", returning NULL
+ * else "handle" on success.
+ */
+struct mpic_timer *mpic_request_timer(irq_handler_t fn, void *dev,
+					const struct timeval *time)
+{
+	struct mpic_timer *allocated_timer;
+	int ret;
+
+	if (list_empty(&timer_group_list))
+		return NULL;
+
+	if (!(time->tv_sec + time->tv_usec) ||
+			time->tv_sec < 0 || time->tv_usec < 0)
+		return NULL;
+
+	if (time->tv_usec > ONE_SECOND)
+		return NULL;
+
+	allocated_timer = get_timer(time);
+	if (!allocated_timer)
+		return NULL;
+
+	ret = request_irq(allocated_timer->irq, fn,
+			IRQF_TRIGGER_LOW, "global-timer", dev);
+	if (ret) {
+		mpic_free_timer(allocated_timer);
+		return NULL;
+	}
+
+	allocated_timer->dev = dev;
+
+	return allocated_timer;
+}
+EXPORT_SYMBOL(mpic_request_timer);
+
+static int timer_group_get_freq(struct device_node *np,
+			struct timer_group_priv *priv)
+{
+	u32 div;
+
+	if (priv->flags & FSL_GLOBAL_TIMER) {
+		struct device_node *dn;
+
+		dn = of_find_compatible_node(NULL, NULL, "fsl,mpic");
+		if (dn) {
+			of_property_read_u32(dn, "clock-frequency",
+					&priv->timerfreq);
+			of_node_put(dn);
+		}
+	}
+
+	if (priv->timerfreq <= 0)
+		return -EINVAL;
+
+	if (priv->flags & FSL_GLOBAL_TIMER) {
+		div = (1 << (MPIC_TIMER_TCR_CLKDIV >> 8)) * 8;
+		priv->timerfreq /= div;
+	}
+
+	return 0;
+}
+
+static int timer_group_get_irq(struct device_node *np,
+		struct timer_group_priv *priv)
+{
+	const u32 all_timer[] = { 0, TIMERS_PER_GROUP };
+	const u32 *p;
+	u32 offset;
+	u32 count;
+
+	unsigned int i;
+	unsigned int j;
+	unsigned int irq_index = 0;
+	unsigned int irq;
+	int len;
+
+	p = of_get_property(np, "fsl,available-ranges", &len);
+	if (p && len % (2 * sizeof(u32)) != 0) {
+		pr_err("%s: malformed available-ranges property.\n",
+				np->full_name);
+		return -EINVAL;
+	}
+
+	if (!p) {
+		p = all_timer;
+		len = sizeof(all_timer);
+	}
+
+	len /= 2 * sizeof(u32);
+
+	for (i = 0; i < len; i++) {
+		offset = p[i * 2];
+		count = p[i * 2 + 1];
+		for (j = 0; j < count; j++) {
+			irq = irq_of_parse_and_map(np, irq_index);
+			if (!irq) {
+				pr_err("%s: irq parse and map failed.\n",
+						np->full_name);
+				return -EINVAL;
+			}
+
+			/* Set timer idle */
+			priv->idle |= TIMER_OFFSET((offset + j));
+			priv->timer[offset + j].irq = irq;
+			priv->timer[offset + j].num = offset + j;
+			irq_index++;
+		}
+	}
+
+	return 0;
+}
+
+static void timer_group_init(struct device_node *np)
+{
+	struct timer_group_priv *priv;
+	unsigned int i = 0;
+	int ret;
+
+	priv = kzalloc(sizeof(struct timer_group_priv), GFP_KERNEL);
+	if (!priv) {
+		pr_err("%s: cannot allocate memory for group.\n",
+				np->full_name);
+		return;
+	}
+
+	if (of_device_is_compatible(np, "fsl,mpic-global-timer"))
+		priv->flags |= FSL_GLOBAL_TIMER;
+
+	priv->regs = of_iomap(np, i++);
+	if (!priv->regs) {
+		pr_err("%s: cannot ioremap timer register address.\n",
+				np->full_name);
+		goto out;
+	}
+
+	if (priv->flags & FSL_GLOBAL_TIMER) {
+		priv->group_tcr = of_iomap(np, i++);
+		if (!priv->group_tcr) {
+			pr_err("%s: cannot ioremap tcr address.\n",
+					np->full_name);
+			goto out;
+		}
+	}
+
+	ret = timer_group_get_freq(np, priv);
+	if (ret < 0) {
+		pr_err("%s: cannot get timer frequency.\n", np->full_name);
+		goto out;
+	}
+
+	ret = timer_group_get_irq(np, priv);
+	if (ret < 0) {
+		pr_err("%s: cannot get timer irqs.\n", np->full_name);
+		goto out;
+	}
+
+	spin_lock_init(&priv->lock);
+
+	/* Init FSL timer hardware */
+	if (priv->flags & FSL_GLOBAL_TIMER)
+		setbits32(priv->group_tcr, MPIC_TIMER_TCR_CLKDIV);
+
+	list_add_tail(&priv->node, &timer_group_list);
+
+	return;
+
+out:
+	if (priv->regs)
+		iounmap(priv->regs);
+
+	if (priv->group_tcr)
+		iounmap(priv->group_tcr);
+
+	kfree(priv);
+}
+
+static void mpic_timer_resume(void)
+{
+	struct timer_group_priv *priv;
+
+	list_for_each_entry(priv, &timer_group_list, node) {
+		/* Init FSL timer hardware */
+		if (priv->flags & FSL_GLOBAL_TIMER)
+			setbits32(priv->group_tcr, MPIC_TIMER_TCR_CLKDIV);
+	}
+}
+
+static const struct of_device_id mpic_timer_ids[] = {
+	{ .compatible = "fsl,mpic-global-timer", },
+	{},
+};
+
+static struct syscore_ops mpic_timer_syscore_ops = {
+	.resume = mpic_timer_resume,
+};
+
+static int __init mpic_timer_init(void)
+{
+	struct device_node *np = NULL;
+
+	for_each_matching_node(np, mpic_timer_ids)
+		timer_group_init(np);
+
+	register_syscore_ops(&mpic_timer_syscore_ops);
+
+	if (list_empty(&timer_group_list))
+		return -ENODEV;
+
+	return 0;
+}
+subsys_initcall(mpic_timer_init);
-- 
1.8.0

[PATCH v3 3/4] powerpc/mpic: create mpic subsystem object

[Wang Dongsheng]

Register a mpic subsystem at /sys/devices/system/

Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
---
 arch/powerpc/include/asm/mpic.h | 2 ++
 arch/powerpc/sysdev/mpic.c      | 8 ++++++++
 2 files changed, 10 insertions(+)

diff --git a/arch/powerpc/include/asm/mpic.h b/arch/powerpc/include/asm/mpic.h
index c0f9ef9..fa70e9b 100644
--- a/arch/powerpc/include/asm/mpic.h
+++ b/arch/powerpc/include/asm/mpic.h
@@ -339,6 +339,8 @@ struct mpic
 #endif
 };
 
+extern struct bus_type mpic_subsys;
+
 /*
  * MPIC flags (passed to mpic_alloc)
  *
diff --git a/arch/powerpc/sysdev/mpic.c b/arch/powerpc/sysdev/mpic.c
index ae709d2..58e7661 100644
--- a/arch/powerpc/sysdev/mpic.c
+++ b/arch/powerpc/sysdev/mpic.c
@@ -48,6 +48,12 @@
 #define DBG(fmt...)
 #endif
 
+struct bus_type mpic_subsys = {
+	.name = "mpic",
+	.dev_name = "mpic",
+};
+EXPORT_SYMBOL_GPL(mpic_subsys);
+
 static struct mpic *mpics;
 static struct mpic *mpic_primary;
 static DEFINE_RAW_SPINLOCK(mpic_lock);
@@ -1989,6 +1995,8 @@ static struct syscore_ops mpic_syscore_ops = {
 static int mpic_init_sys(void)
 {
 	register_syscore_ops(&mpic_syscore_ops);
+	subsys_system_register(&mpic_subsys, NULL);
+
 	return 0;
 }
 
-- 
1.8.0

[PATCH v3 4/4] powerpc/fsl: add MPIC timer wakeup support

[Wang Dongsheng]

The driver provides a way to wake up the system by the MPIC timer.

For example,
echo 5 > /sys/devices/system/mpic/timer_wakeup
echo standby > /sys/power/state

After 5 seconds the MPIC timer will generate an interrupt to wake up
the system.

Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
Signed-off-by: Zhao Chenhui <chenhui.zhao@freescale.com>
Signed-off-by: Li Yang <leoli@freescale.com>
---
v2:
* Remove: Create mpic subsystem.

 arch/powerpc/platforms/Kconfig              |   9 ++
 arch/powerpc/sysdev/Makefile                |   1 +
 arch/powerpc/sysdev/fsl_mpic_timer_wakeup.c | 161 ++++++++++++++++++++++++++++
 3 files changed, 171 insertions(+)
 create mode 100644 arch/powerpc/sysdev/fsl_mpic_timer_wakeup.c

diff --git a/arch/powerpc/platforms/Kconfig b/arch/powerpc/platforms/Kconfig
index c447b3c..3d934ba 100644
--- a/arch/powerpc/platforms/Kconfig
+++ b/arch/powerpc/platforms/Kconfig
@@ -99,6 +99,15 @@ config MPIC_TIMER
 	  chip, but it can potentially support other global timers
 	  complying with the OpenPIC standard.
 
+config FSL_MPIC_TIMER_WAKEUP
+	tristate "Freescale MPIC global timer wakeup driver"
+	depends on FSL_SOC &&  MPIC_TIMER && PM
+	default n
+	help
+	  The driver provides a way to wake up the system by MPIC
+	  timer.
+	  e.g. "echo 5 > /sys/devices/system/mpic/timer_wakeup"
+
 config PPC_EPAPR_HV_PIC
 	bool
 	default n
diff --git a/arch/powerpc/sysdev/Makefile b/arch/powerpc/sysdev/Makefile
index ff6184a..e1b8a80 100644
--- a/arch/powerpc/sysdev/Makefile
+++ b/arch/powerpc/sysdev/Makefile
@@ -5,6 +5,7 @@ ccflags-$(CONFIG_PPC64)		:= -mno-minimal-toc
 mpic-msi-obj-$(CONFIG_PCI_MSI)	+= mpic_msi.o mpic_u3msi.o mpic_pasemi_msi.o
 obj-$(CONFIG_MPIC)		+= mpic.o $(mpic-msi-obj-y)
 obj-$(CONFIG_MPIC_TIMER)        += mpic_timer.o
+obj-$(CONFIG_FSL_MPIC_TIMER_WAKEUP)	+= fsl_mpic_timer_wakeup.o
 mpic-msgr-obj-$(CONFIG_MPIC_MSGR)	+= mpic_msgr.o
 obj-$(CONFIG_MPIC)		+= mpic.o $(mpic-msi-obj-y) $(mpic-msgr-obj-y)
 obj-$(CONFIG_PPC_EPAPR_HV_PIC)	+= ehv_pic.o
diff --git a/arch/powerpc/sysdev/fsl_mpic_timer_wakeup.c b/arch/powerpc/sysdev/fsl_mpic_timer_wakeup.c
new file mode 100644
index 0000000..1707bf0
--- /dev/null
+++ b/arch/powerpc/sysdev/fsl_mpic_timer_wakeup.c
@@ -0,0 +1,161 @@
+/*
+ * MPIC timer wakeup driver
+ *
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License as published by the
+ * Free Software Foundation; either version 2 of the License, or (at your
+ * option) any later version.
+ */
+
+#include <linux/kernel.h>
+#include <linux/slab.h>
+#include <linux/errno.h>
+#include <linux/module.h>
+#include <linux/interrupt.h>
+#include <linux/device.h>
+
+#include <asm/mpic_timer.h>
+#include <asm/mpic.h>
+
+struct fsl_mpic_timer_wakeup {
+	struct mpic_timer *timer;
+	struct work_struct free_work;
+};
+
+static struct fsl_mpic_timer_wakeup *fsl_wakeup;
+static DEFINE_MUTEX(sysfs_lock);
+
+static void fsl_free_resource(struct work_struct *ws)
+{
+	struct fsl_mpic_timer_wakeup *wakeup =
+		container_of(ws, struct fsl_mpic_timer_wakeup, free_work);
+
+	mutex_lock(&sysfs_lock);
+
+	if (wakeup->timer) {
+		disable_irq_wake(wakeup->timer->irq);
+		mpic_free_timer(wakeup->timer);
+	}
+
+	wakeup->timer = NULL;
+	mutex_unlock(&sysfs_lock);
+}
+
+static irqreturn_t fsl_mpic_timer_irq(int irq, void *dev_id)
+{
+	struct fsl_mpic_timer_wakeup *wakeup = dev_id;
+
+	schedule_work(&wakeup->free_work);
+
+	return wakeup->timer ? IRQ_HANDLED : IRQ_NONE;
+}
+
+static ssize_t fsl_timer_wakeup_show(struct device *dev,
+				struct device_attribute *attr,
+				char *buf)
+{
+	struct timeval interval;
+	int val = 0;
+
+	mutex_lock(&sysfs_lock);
+	if (fsl_wakeup->timer) {
+		mpic_get_remain_time(fsl_wakeup->timer, &interval);
+		val = interval.tv_sec + 1;
+	}
+	mutex_unlock(&sysfs_lock);
+
+	return sprintf(buf, "%d\n", val);
+}
+
+static ssize_t fsl_timer_wakeup_store(struct device *dev,
+				struct device_attribute *attr,
+				const char *buf,
+				size_t count)
+{
+	struct timeval interval;
+	int ret;
+
+	interval.tv_usec = 0;
+	if (kstrtol(buf, 0, &interval.tv_sec))
+		return -EINVAL;
+
+	mutex_lock(&sysfs_lock);
+
+	if (fsl_wakeup->timer) {
+		disable_irq_wake(fsl_wakeup->timer->irq);
+		mpic_free_timer(fsl_wakeup->timer);
+		fsl_wakeup->timer = NULL;
+	}
+
+	if (!interval.tv_sec) {
+		mutex_unlock(&sysfs_lock);
+		return count;
+	}
+
+	fsl_wakeup->timer = mpic_request_timer(fsl_mpic_timer_irq,
+						fsl_wakeup, &interval);
+	if (!fsl_wakeup->timer) {
+		mutex_unlock(&sysfs_lock);
+		return -EINVAL;
+	}
+
+	ret = enable_irq_wake(fsl_wakeup->timer->irq);
+	if (ret) {
+		mpic_free_timer(fsl_wakeup->timer);
+		fsl_wakeup->timer = NULL;
+		mutex_unlock(&sysfs_lock);
+
+		return ret;
+	}
+
+	mpic_start_timer(fsl_wakeup->timer);
+
+	mutex_unlock(&sysfs_lock);
+
+	return count;
+}
+
+static struct device_attribute mpic_attributes = __ATTR(timer_wakeup, 0644,
+			fsl_timer_wakeup_show, fsl_timer_wakeup_store);
+
+static int __init fsl_wakeup_sys_init(void)
+{
+	int ret;
+
+	fsl_wakeup = kzalloc(sizeof(struct fsl_mpic_timer_wakeup), GFP_KERNEL);
+	if (!fsl_wakeup)
+		return -ENOMEM;
+
+	INIT_WORK(&fsl_wakeup->free_work, fsl_free_resource);
+
+	ret = device_create_file(mpic_subsys.dev_root, &mpic_attributes);
+	if (ret)
+		kfree(fsl_wakeup);
+
+	return ret;
+}
+
+static void __exit fsl_wakeup_sys_exit(void)
+{
+	device_remove_file(mpic_subsys.dev_root, &mpic_attributes);
+
+	mutex_lock(&sysfs_lock);
+
+	if (fsl_wakeup->timer) {
+		disable_irq_wake(fsl_wakeup->timer->irq);
+		mpic_free_timer(fsl_wakeup->timer);
+	}
+
+	kfree(fsl_wakeup);
+
+	mutex_unlock(&sysfs_lock);
+}
+
+module_init(fsl_wakeup_sys_init);
+module_exit(fsl_wakeup_sys_exit);
+
+MODULE_DESCRIPTION("Freescale MPIC global timer wakeup driver");
+MODULE_LICENSE("GPL v2");
+MODULE_AUTHOR("Wang Dongsheng <dongsheng.wang@freescale.com>");
-- 
1.8.0

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

Hi scott,

Could you ACK these patches?

[PATCH v3 2/4] powerpc/mpic: add global timer support
[PATCH v3 3/4] powerpc/mpic: create mpic subsystem object
[PATCH v3 4/4] powerpc/fsl: add MPIC timer wakeup support

Thanks.

> -----Original Message-----
> From: Wang Dongsheng-B40534
> Sent: Tuesday, April 09, 2013 10:22 AM
> To: Wood Scott-B07421
> Cc: linuxppc-dev@lists.ozlabs.org; Wang Dongsheng-B40534
> Subject: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
>=20
> Add irq_set_wake support. Just add IRQF_NO_SUSPEND to desc->action->flag.
> So the wake up interrupt will not be disable in suspend_device_irqs.
>=20
> Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
> ---
> v3:
> * Modify: Change "EINVAL" to "ENXIO" in mpic_irq_set_wake()
>=20
> v2:
> * Add: Check freescale chip in mpic_irq_set_wake().
> * Remove: Support mpic_irq_set_wake() in ht_chip.
>=20
>  arch/powerpc/sysdev/mpic.c | 18 ++++++++++++++++++
>  1 file changed, 18 insertions(+)
>=20
> diff --git a/arch/powerpc/sysdev/mpic.c b/arch/powerpc/sysdev/mpic.c
> index 3b2efd4..ae709d2 100644
> --- a/arch/powerpc/sysdev/mpic.c
> +++ b/arch/powerpc/sysdev/mpic.c
> @@ -920,6 +920,22 @@ int mpic_set_irq_type(struct irq_data *d, unsigned
> int flow_type)
>  	return IRQ_SET_MASK_OK_NOCOPY;
>  }
>=20
> +static int mpic_irq_set_wake(struct irq_data *d, unsigned int on) {
> +	struct irq_desc *desc =3D container_of(d, struct irq_desc, irq_data);
> +	struct mpic *mpic =3D mpic_from_irq_data(d);
> +
> +	if (!(mpic->flags & MPIC_FSL))
> +		return -ENXIO;
> +
> +	if (on)
> +		desc->action->flags |=3D IRQF_NO_SUSPEND;
> +	else
> +		desc->action->flags &=3D ~IRQF_NO_SUSPEND;
> +
> +	return 0;
> +}
> +
>  void mpic_set_vector(unsigned int virq, unsigned int vector)  {
>  	struct mpic *mpic =3D mpic_from_irq(virq); @@ -957,6 +973,7 @@ static
> struct irq_chip mpic_irq_chip =3D {
>  	.irq_unmask	=3D mpic_unmask_irq,
>  	.irq_eoi	=3D mpic_end_irq,
>  	.irq_set_type	=3D mpic_set_irq_type,
> +	.irq_set_wake	=3D mpic_irq_set_wake,
>  };
>=20
>  #ifdef CONFIG_SMP
> @@ -971,6 +988,7 @@ static struct irq_chip mpic_tm_chip =3D {
>  	.irq_mask	=3D mpic_mask_tm,
>  	.irq_unmask	=3D mpic_unmask_tm,
>  	.irq_eoi	=3D mpic_end_irq,
> +	.irq_set_wake	=3D mpic_irq_set_wake,
>  };
>=20
>  #ifdef CONFIG_MPIC_U3_HT_IRQS
> --
> 1.8.0

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Scott Wood]

ACK

-Scott

On 04/16/2013 05:58:52 AM, Wang Dongsheng-B40534 wrote:
> Hi scott,
>=20
> Could you ACK these patches?
>=20
> [PATCH v3 2/4] powerpc/mpic: add global timer support
> [PATCH v3 3/4] powerpc/mpic: create mpic subsystem object
> [PATCH v3 4/4] powerpc/fsl: add MPIC timer wakeup support
>=20
> Thanks.
>=20
> > -----Original Message-----
> > From: Wang Dongsheng-B40534
> > Sent: Tuesday, April 09, 2013 10:22 AM
> > To: Wood Scott-B07421
> > Cc: linuxppc-dev@lists.ozlabs.org; Wang Dongsheng-B40534
> > Subject: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> >
> > Add irq_set_wake support. Just add IRQF_NO_SUSPEND to =20
> desc->action->flag.
> > So the wake up interrupt will not be disable in suspend_device_irqs.
> >
> > Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com>
> > ---
> > v3:
> > * Modify: Change "EINVAL" to "ENXIO" in mpic_irq_set_wake()
> >
> > v2:
> > * Add: Check freescale chip in mpic_irq_set_wake().
> > * Remove: Support mpic_irq_set_wake() in ht_chip.
> >
> >  arch/powerpc/sysdev/mpic.c | 18 ++++++++++++++++++
> >  1 file changed, 18 insertions(+)
> >
> > diff --git a/arch/powerpc/sysdev/mpic.c b/arch/powerpc/sysdev/mpic.c
> > index 3b2efd4..ae709d2 100644
> > --- a/arch/powerpc/sysdev/mpic.c
> > +++ b/arch/powerpc/sysdev/mpic.c
> > @@ -920,6 +920,22 @@ int mpic_set_irq_type(struct irq_data *d, =20
> unsigned
> > int flow_type)
> >  	return IRQ_SET_MASK_OK_NOCOPY;
> >  }
> >
> > +static int mpic_irq_set_wake(struct irq_data *d, unsigned int on) {
> > +	struct irq_desc *desc =3D container_of(d, struct irq_desc, =20
> irq_data);
> > +	struct mpic *mpic =3D mpic_from_irq_data(d);
> > +
> > +	if (!(mpic->flags & MPIC_FSL))
> > +		return -ENXIO;
> > +
> > +	if (on)
> > +		desc->action->flags |=3D IRQF_NO_SUSPEND;
> > +	else
> > +		desc->action->flags &=3D ~IRQF_NO_SUSPEND;
> > +
> > +	return 0;
> > +}
> > +
> >  void mpic_set_vector(unsigned int virq, unsigned int vector)  {
> >  	struct mpic *mpic =3D mpic_from_irq(virq); @@ -957,6 +973,7 @@ =20
> static
> > struct irq_chip mpic_irq_chip =3D {
> >  	.irq_unmask	=3D mpic_unmask_irq,
> >  	.irq_eoi	=3D mpic_end_irq,
> >  	.irq_set_type	=3D mpic_set_irq_type,
> > +	.irq_set_wake	=3D mpic_irq_set_wake,
> >  };
> >
> >  #ifdef CONFIG_SMP
> > @@ -971,6 +988,7 @@ static struct irq_chip mpic_tm_chip =3D {
> >  	.irq_mask	=3D mpic_mask_tm,
> >  	.irq_unmask	=3D mpic_unmask_tm,
> >  	.irq_eoi	=3D mpic_end_irq,
> > +	.irq_set_wake	=3D mpic_irq_set_wake,
> >  };
> >
> >  #ifdef CONFIG_MPIC_U3_HT_IRQS
> > --
> > 1.8.0
>=20
>=20
>=20

=

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

Hi Kumar,

Could you apply these patches?

Thanks.

[v3,1/4] powerpc/mpic: add irq_set_wake support
http://patchwork.ozlabs.org/patch/234934/

[v3,2/4] powerpc/mpic: add global timer support
http://patchwork.ozlabs.org/patch/234935/

[v3,3/4] powerpc/mpic: create mpic subsystem object
http://patchwork.ozlabs.org/patch/234936/

[v3,4/4] powerpc/fsl: add MPIC timer wakeup support
http://patchwork.ozlabs.org/patch/234937/


> -----Original Message-----
> From: Wood Scott-B07421
> Sent: Wednesday, April 17, 2013 7:30 AM
> To: Wang Dongsheng-B40534
> Cc: Wood Scott-B07421; linuxppc-dev@lists.ozlabs.org;
> galak@kernel.crashing.org
> Subject: Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
>=20
> ACK
>=20
> -Scott
>=20
> On 04/16/2013 05:58:52 AM, Wang Dongsheng-B40534 wrote:
> > Hi scott,
> >
> > Could you ACK these patches?
> >
> > [PATCH v3 2/4] powerpc/mpic: add global timer support
> > [PATCH v3 3/4] powerpc/mpic: create mpic subsystem object
> > [PATCH v3 4/4] powerpc/fsl: add MPIC timer wakeup support
> >
> > Thanks.
> >

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

Hi Kumar,

Could you apply these patches?

Thanks.

> -----Original Message-----
> From: Wang Dongsheng-B40534
> Sent: Tuesday, April 23, 2013 6:10 PM
> To: galak@kernel.crashing.org
> Cc: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421
> Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
>=20
> Hi Kumar,
>=20
> Could you apply these patches?
>=20
> Thanks.
>=20
> [v3,1/4] powerpc/mpic: add irq_set_wake support
> http://patchwork.ozlabs.org/patch/234934/
>=20
> [v3,2/4] powerpc/mpic: add global timer support
> http://patchwork.ozlabs.org/patch/234935/
>=20
> [v3,3/4] powerpc/mpic: create mpic subsystem object
> http://patchwork.ozlabs.org/patch/234936/
>=20
> [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> http://patchwork.ozlabs.org/patch/234937/
>=20
>=20
> > -----Original Message-----
> > From: Wood Scott-B07421
> > Sent: Wednesday, April 17, 2013 7:30 AM
> > To: Wang Dongsheng-B40534
> > Cc: Wood Scott-B07421; linuxppc-dev@lists.ozlabs.org;
> > galak@kernel.crashing.org
> > Subject: Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> >
> > ACK
> >
> > -Scott
> >
> > On 04/16/2013 05:58:52 AM, Wang Dongsheng-B40534 wrote:
> > > Hi scott,
> > >
> > > Could you ACK these patches?
> > >
> > > [PATCH v3 2/4] powerpc/mpic: add global timer support [PATCH v3 3/4]
> > > powerpc/mpic: create mpic subsystem object [PATCH v3 4/4]
> > > powerpc/fsl: add MPIC timer wakeup support
> > >
> > > Thanks.
> > >

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

Hi Benjamin,

Could you apply these patches?

Scott already ACK.

[v3,1/4] powerpc/mpic: add irq_set_wake support
http://patchwork.ozlabs.org/patch/234934/

[v3,2/4] powerpc/mpic: add global timer support
http://patchwork.ozlabs.org/patch/234935/

[v3,3/4] powerpc/mpic: create mpic subsystem object
http://patchwork.ozlabs.org/patch/234936/

[v3,4/4] powerpc/fsl: add MPIC timer wakeup support
http://patchwork.ozlabs.org/patch/234937/

Thanks.

> -----Original Message-----
> From: Wang Dongsheng-B40534
> Sent: Friday, May 03, 2013 9:54 AM
> To: 'galak@kernel.crashing.org'
> Cc: 'linuxppc-dev@lists.ozlabs.org'; Wood Scott-B07421;
> 'benh@kernel.crashing.org'
> Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
>=20
> Hi Kumar,
>=20
> Could you apply these patches?
>=20
> Thanks.
>=20
> > -----Original Message-----
> > From: Wang Dongsheng-B40534
> > Sent: Tuesday, April 23, 2013 6:10 PM
> > To: galak@kernel.crashing.org
> > Cc: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421
> > Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> >
> > Hi Kumar,
> >
> > Could you apply these patches?
> >
> > Thanks.
> >
> > [v3,1/4] powerpc/mpic: add irq_set_wake support
> > http://patchwork.ozlabs.org/patch/234934/
> >
> > [v3,2/4] powerpc/mpic: add global timer support
> > http://patchwork.ozlabs.org/patch/234935/
> >
> > [v3,3/4] powerpc/mpic: create mpic subsystem object
> > http://patchwork.ozlabs.org/patch/234936/
> >
> > [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> > http://patchwork.ozlabs.org/patch/234937/
> >
> >
> > > -----Original Message-----
> > > From: Wood Scott-B07421
> > > Sent: Wednesday, April 17, 2013 7:30 AM
> > > To: Wang Dongsheng-B40534
> > > Cc: Wood Scott-B07421; linuxppc-dev@lists.ozlabs.org;
> > > galak@kernel.crashing.org
> > > Subject: Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > >
> > > ACK
> > >
> > > -Scott
> > >
> > > On 04/16/2013 05:58:52 AM, Wang Dongsheng-B40534 wrote:
> > > > Hi scott,
> > > >
> > > > Could you ACK these patches?
> > > >
> > > > [PATCH v3 2/4] powerpc/mpic: add global timer support [PATCH v3
> > > > 3/4]
> > > > powerpc/mpic: create mpic subsystem object [PATCH v3 4/4]
> > > > powerpc/fsl: add MPIC timer wakeup support
> > > >
> > > > Thanks.
> > > >

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Benjamin Herrenschmidt]

On Mon, 2013-05-13 at 04:25 +0000, Wang Dongsheng-B40534 wrote:
> Hi Benjamin,
> 
> Could you apply these patches?

I'll have a look, I was assuming Kumar would take them but since
not I'll queue them up.

Cheers,
Ben.

> Scott already ACK.
> 
> [v3,1/4] powerpc/mpic: add irq_set_wake support
> http://patchwork.ozlabs.org/patch/234934/
> 
> [v3,2/4] powerpc/mpic: add global timer support
> http://patchwork.ozlabs.org/patch/234935/
> 
> [v3,3/4] powerpc/mpic: create mpic subsystem object
> http://patchwork.ozlabs.org/patch/234936/
> 
> [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> http://patchwork.ozlabs.org/patch/234937/
> 
> Thanks.
> 
> > -----Original Message-----
> > From: Wang Dongsheng-B40534
> > Sent: Friday, May 03, 2013 9:54 AM
> > To: 'galak@kernel.crashing.org'
> > Cc: 'linuxppc-dev@lists.ozlabs.org'; Wood Scott-B07421;
> > 'benh@kernel.crashing.org'
> > Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > 
> > Hi Kumar,
> > 
> > Could you apply these patches?
> > 
> > Thanks.
> > 
> > > -----Original Message-----
> > > From: Wang Dongsheng-B40534
> > > Sent: Tuesday, April 23, 2013 6:10 PM
> > > To: galak@kernel.crashing.org
> > > Cc: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421
> > > Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > >
> > > Hi Kumar,
> > >
> > > Could you apply these patches?
> > >
> > > Thanks.
> > >
> > > [v3,1/4] powerpc/mpic: add irq_set_wake support
> > > http://patchwork.ozlabs.org/patch/234934/
> > >
> > > [v3,2/4] powerpc/mpic: add global timer support
> > > http://patchwork.ozlabs.org/patch/234935/
> > >
> > > [v3,3/4] powerpc/mpic: create mpic subsystem object
> > > http://patchwork.ozlabs.org/patch/234936/
> > >
> > > [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> > > http://patchwork.ozlabs.org/patch/234937/
> > >
> > >
> > > > -----Original Message-----
> > > > From: Wood Scott-B07421
> > > > Sent: Wednesday, April 17, 2013 7:30 AM
> > > > To: Wang Dongsheng-B40534
> > > > Cc: Wood Scott-B07421; linuxppc-dev@lists.ozlabs.org;
> > > > galak@kernel.crashing.org
> > > > Subject: Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > > >
> > > > ACK
> > > >
> > > > -Scott
> > > >
> > > > On 04/16/2013 05:58:52 AM, Wang Dongsheng-B40534 wrote:
> > > > > Hi scott,
> > > > >
> > > > > Could you ACK these patches?
> > > > >
> > > > > [PATCH v3 2/4] powerpc/mpic: add global timer support [PATCH v3
> > > > > 3/4]
> > > > > powerpc/mpic: create mpic subsystem object [PATCH v3 4/4]
> > > > > powerpc/fsl: add MPIC timer wakeup support
> > > > >
> > > > > Thanks.
> > > > >

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

VGhhbmtzIGJlbi4gOikNCg0KLSBkb25nc2hlbmcuDQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdl
LS0tLS0NCj4gRnJvbTogQmVuamFtaW4gSGVycmVuc2NobWlkdCBbbWFpbHRvOmJlbmhAa2VybmVs
LmNyYXNoaW5nLm9yZ10NCj4gU2VudDogTW9uZGF5LCBNYXkgMTMsIDIwMTMgMTowMCBQTQ0KPiBU
bzogV2FuZyBEb25nc2hlbmctQjQwNTM0DQo+IENjOiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJz
Lm9yZzsgV29vZCBTY290dC1CMDc0MjE7DQo+IGdhbGFrQGtlcm5lbC5jcmFzaGluZy5vcmcNCj4g
U3ViamVjdDogUmU6IFtQQVRDSCB2MyAxLzRdIHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRfd2Fr
ZSBzdXBwb3J0DQo+IA0KPiBPbiBNb24sIDIwMTMtMDUtMTMgYXQgMDQ6MjUgKzAwMDAsIFdhbmcg
RG9uZ3NoZW5nLUI0MDUzNCB3cm90ZToNCj4gPiBIaSBCZW5qYW1pbiwNCj4gPg0KPiA+IENvdWxk
IHlvdSBhcHBseSB0aGVzZSBwYXRjaGVzPw0KPiANCj4gSSdsbCBoYXZlIGEgbG9vaywgSSB3YXMg
YXNzdW1pbmcgS3VtYXIgd291bGQgdGFrZSB0aGVtIGJ1dCBzaW5jZSBub3QgSSdsbA0KPiBxdWV1
ZSB0aGVtIHVwLg0KPiANCj4gQ2hlZXJzLA0KPiBCZW4uDQo+IA0KPiA+IFNjb3R0IGFscmVhZHkg
QUNLLg0KPiA+DQo+ID4gW3YzLDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3NldF93YWtlIHN1
cHBvcnQNCj4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM0Lw0KPiA+
DQo+ID4gW3YzLDIvNF0gcG93ZXJwYy9tcGljOiBhZGQgZ2xvYmFsIHRpbWVyIHN1cHBvcnQNCj4g
PiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM1Lw0KPiA+DQo+ID4gW3Yz
LDMvNF0gcG93ZXJwYy9tcGljOiBjcmVhdGUgbXBpYyBzdWJzeXN0ZW0gb2JqZWN0DQo+ID4gaHR0
cDovL3BhdGNod29yay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNi8NCj4gPg0KPiA+IFt2Myw0LzRd
IHBvd2VycGMvZnNsOiBhZGQgTVBJQyB0aW1lciB3YWtldXAgc3VwcG9ydA0KPiA+IGh0dHA6Ly9w
YXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5MzcvDQo+ID4NCj4gPiBUaGFua3MuDQo+ID4N
Cj4gPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gPiBGcm9tOiBXYW5nIERvbmdz
aGVuZy1CNDA1MzQNCj4gPiA+IFNlbnQ6IEZyaWRheSwgTWF5IDAzLCAyMDEzIDk6NTQgQU0NCj4g
PiA+IFRvOiAnZ2FsYWtAa2VybmVsLmNyYXNoaW5nLm9yZycNCj4gPiA+IENjOiAnbGludXhwcGMt
ZGV2QGxpc3RzLm96bGFicy5vcmcnOyBXb29kIFNjb3R0LUIwNzQyMTsNCj4gPiA+ICdiZW5oQGtl
cm5lbC5jcmFzaGluZy5vcmcnDQo+ID4gPiBTdWJqZWN0OiBSRTogW1BBVENIIHYzIDEvNF0gcG93
ZXJwYy9tcGljOiBhZGQgaXJxX3NldF93YWtlIHN1cHBvcnQNCj4gPiA+DQo+ID4gPiBIaSBLdW1h
ciwNCj4gPiA+DQo+ID4gPiBDb3VsZCB5b3UgYXBwbHkgdGhlc2UgcGF0Y2hlcz8NCj4gPiA+DQo+
ID4gPiBUaGFua3MuDQo+ID4gPg0KPiA+ID4gPiAtLS0tLU9yaWdpbmFsIE1lc3NhZ2UtLS0tLQ0K
PiA+ID4gPiBGcm9tOiBXYW5nIERvbmdzaGVuZy1CNDA1MzQNCj4gPiA+ID4gU2VudDogVHVlc2Rh
eSwgQXByaWwgMjMsIDIwMTMgNjoxMCBQTQ0KPiA+ID4gPiBUbzogZ2FsYWtAa2VybmVsLmNyYXNo
aW5nLm9yZw0KPiA+ID4gPiBDYzogbGludXhwcGMtZGV2QGxpc3RzLm96bGFicy5vcmc7IFdvb2Qg
U2NvdHQtQjA3NDIxDQo+ID4gPiA+IFN1YmplY3Q6IFJFOiBbUEFUQ0ggdjMgMS80XSBwb3dlcnBj
L21waWM6IGFkZCBpcnFfc2V0X3dha2Ugc3VwcG9ydA0KPiA+ID4gPg0KPiA+ID4gPiBIaSBLdW1h
ciwNCj4gPiA+ID4NCj4gPiA+ID4gQ291bGQgeW91IGFwcGx5IHRoZXNlIHBhdGNoZXM/DQo+ID4g
PiA+DQo+ID4gPiA+IFRoYW5rcy4NCj4gPiA+ID4NCj4gPiA+ID4gW3YzLDEvNF0gcG93ZXJwYy9t
cGljOiBhZGQgaXJxX3NldF93YWtlIHN1cHBvcnQNCj4gPiA+ID4gaHR0cDovL3BhdGNod29yay5v
emxhYnMub3JnL3BhdGNoLzIzNDkzNC8NCj4gPiA+ID4NCj4gPiA+ID4gW3YzLDIvNF0gcG93ZXJw
Yy9tcGljOiBhZGQgZ2xvYmFsIHRpbWVyIHN1cHBvcnQNCj4gPiA+ID4gaHR0cDovL3BhdGNod29y
ay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNS8NCj4gPiA+ID4NCj4gPiA+ID4gW3YzLDMvNF0gcG93
ZXJwYy9tcGljOiBjcmVhdGUgbXBpYyBzdWJzeXN0ZW0gb2JqZWN0DQo+ID4gPiA+IGh0dHA6Ly9w
YXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5MzYvDQo+ID4gPiA+DQo+ID4gPiA+IFt2Myw0
LzRdIHBvd2VycGMvZnNsOiBhZGQgTVBJQyB0aW1lciB3YWtldXAgc3VwcG9ydA0KPiA+ID4gPiBo
dHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM3Lw0KPiA+ID4gPg0KPiA+ID4g
Pg0KPiA+ID4gPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gPiA+ID4gRnJvbTog
V29vZCBTY290dC1CMDc0MjENCj4gPiA+ID4gPiBTZW50OiBXZWRuZXNkYXksIEFwcmlsIDE3LCAy
MDEzIDc6MzAgQU0NCj4gPiA+ID4gPiBUbzogV2FuZyBEb25nc2hlbmctQjQwNTM0DQo+ID4gPiA+
ID4gQ2M6IFdvb2QgU2NvdHQtQjA3NDIxOyBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsN
Cj4gPiA+ID4gPiBnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3JnDQo+ID4gPiA+ID4gU3ViamVjdDog
UmU6IFtQQVRDSCB2MyAxLzRdIHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRfd2FrZQ0KPiA+ID4g
PiA+IHN1cHBvcnQNCj4gPiA+ID4gPg0KPiA+ID4gPiA+IEFDSw0KPiA+ID4gPiA+DQo+ID4gPiA+
ID4gLVNjb3R0DQo+ID4gPiA+ID4NCj4gPiA+ID4gPiBPbiAwNC8xNi8yMDEzIDA1OjU4OjUyIEFN
LCBXYW5nIERvbmdzaGVuZy1CNDA1MzQgd3JvdGU6DQo+ID4gPiA+ID4gPiBIaSBzY290dCwNCj4g
PiA+ID4gPiA+DQo+ID4gPiA+ID4gPiBDb3VsZCB5b3UgQUNLIHRoZXNlIHBhdGNoZXM/DQo+ID4g
PiA+ID4gPg0KPiA+ID4gPiA+ID4gW1BBVENIIHYzIDIvNF0gcG93ZXJwYy9tcGljOiBhZGQgZ2xv
YmFsIHRpbWVyIHN1cHBvcnQgW1BBVENIDQo+ID4gPiA+ID4gPiB2MyAzLzRdDQo+ID4gPiA+ID4g
PiBwb3dlcnBjL21waWM6IGNyZWF0ZSBtcGljIHN1YnN5c3RlbSBvYmplY3QgW1BBVENIIHYzIDQv
NF0NCj4gPiA+ID4gPiA+IHBvd2VycGMvZnNsOiBhZGQgTVBJQyB0aW1lciB3YWtldXAgc3VwcG9y
dA0KPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+IFRoYW5rcy4NCj4gPiA+ID4gPiA+DQo+IA0KPiAN
Cg0K

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

SGkgYmVuLA0KDQpDb3VsZCB5b3UgYXBwbHkgdGhlc2UgcGF0Y2hlcz8gVGhhbmtzLiA6KQ0KDQot
IGRvbmdzaGVuZw0KDQo+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+IEZyb206IEJlbmph
bWluIEhlcnJlbnNjaG1pZHQgW21haWx0bzpiZW5oQGtlcm5lbC5jcmFzaGluZy5vcmddDQo+IFNl
bnQ6IE1vbmRheSwgTWF5IDEzLCAyMDEzIDE6MDAgUE0NCj4gVG86IFdhbmcgRG9uZ3NoZW5nLUI0
MDUzNA0KPiBDYzogbGludXhwcGMtZGV2QGxpc3RzLm96bGFicy5vcmc7IFdvb2QgU2NvdHQtQjA3
NDIxOw0KPiBnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3JnDQo+IFN1YmplY3Q6IFJlOiBbUEFUQ0gg
djMgMS80XSBwb3dlcnBjL21waWM6IGFkZCBpcnFfc2V0X3dha2Ugc3VwcG9ydA0KPiANCj4gT24g
TW9uLCAyMDEzLTA1LTEzIGF0IDA0OjI1ICswMDAwLCBXYW5nIERvbmdzaGVuZy1CNDA1MzQgd3Jv
dGU6DQo+ID4gSGkgQmVuamFtaW4sDQo+ID4NCj4gPiBDb3VsZCB5b3UgYXBwbHkgdGhlc2UgcGF0
Y2hlcz8NCj4gDQo+IEknbGwgaGF2ZSBhIGxvb2ssIEkgd2FzIGFzc3VtaW5nIEt1bWFyIHdvdWxk
IHRha2UgdGhlbSBidXQgc2luY2Ugbm90IEknbGwNCj4gcXVldWUgdGhlbSB1cC4NCj4gDQo+IENo
ZWVycywNCj4gQmVuLg0KPiANCj4gPiBTY290dCBhbHJlYWR5IEFDSy4NCj4gPg0KPiA+IFt2Mywx
LzRdIHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRfd2FrZSBzdXBwb3J0DQo+ID4gaHR0cDovL3Bh
dGNod29yay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNC8NCj4gPg0KPiA+IFt2MywyLzRdIHBvd2Vy
cGMvbXBpYzogYWRkIGdsb2JhbCB0aW1lciBzdXBwb3J0DQo+ID4gaHR0cDovL3BhdGNod29yay5v
emxhYnMub3JnL3BhdGNoLzIzNDkzNS8NCj4gPg0KPiA+IFt2MywzLzRdIHBvd2VycGMvbXBpYzog
Y3JlYXRlIG1waWMgc3Vic3lzdGVtIG9iamVjdA0KPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJz
Lm9yZy9wYXRjaC8yMzQ5MzYvDQo+ID4NCj4gPiBbdjMsNC80XSBwb3dlcnBjL2ZzbDogYWRkIE1Q
SUMgdGltZXIgd2FrZXVwIHN1cHBvcnQNCj4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcv
cGF0Y2gvMjM0OTM3Lw0KPiA+DQo+ID4gVGhhbmtzLg0KPiA+DQo+ID4gPiAtLS0tLU9yaWdpbmFs
IE1lc3NhZ2UtLS0tLQ0KPiA+ID4gRnJvbTogV2FuZyBEb25nc2hlbmctQjQwNTM0DQo+ID4gPiBT
ZW50OiBGcmlkYXksIE1heSAwMywgMjAxMyA5OjU0IEFNDQo+ID4gPiBUbzogJ2dhbGFrQGtlcm5l
bC5jcmFzaGluZy5vcmcnDQo+ID4gPiBDYzogJ2xpbnV4cHBjLWRldkBsaXN0cy5vemxhYnMub3Jn
JzsgV29vZCBTY290dC1CMDc0MjE7DQo+ID4gPiAnYmVuaEBrZXJuZWwuY3Jhc2hpbmcub3JnJw0K
PiA+ID4gU3ViamVjdDogUkU6IFtQQVRDSCB2MyAxLzRdIHBvd2VycGMvbXBpYzogYWRkIGlycV9z
ZXRfd2FrZSBzdXBwb3J0DQo+ID4gPg0KPiA+ID4gSGkgS3VtYXIsDQo+ID4gPg0KPiA+ID4gQ291
bGQgeW91IGFwcGx5IHRoZXNlIHBhdGNoZXM/DQo+ID4gPg0KPiA+ID4gVGhhbmtzLg0KPiA+ID4N
Cj4gPiA+ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gPiA+ID4gRnJvbTogV2FuZyBE
b25nc2hlbmctQjQwNTM0DQo+ID4gPiA+IFNlbnQ6IFR1ZXNkYXksIEFwcmlsIDIzLCAyMDEzIDY6
MTAgUE0NCj4gPiA+ID4gVG86IGdhbGFrQGtlcm5lbC5jcmFzaGluZy5vcmcNCj4gPiA+ID4gQ2M6
IGxpbnV4cHBjLWRldkBsaXN0cy5vemxhYnMub3JnOyBXb29kIFNjb3R0LUIwNzQyMQ0KPiA+ID4g
PiBTdWJqZWN0OiBSRTogW1BBVENIIHYzIDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3NldF93
YWtlIHN1cHBvcnQNCj4gPiA+ID4NCj4gPiA+ID4gSGkgS3VtYXIsDQo+ID4gPiA+DQo+ID4gPiA+
IENvdWxkIHlvdSBhcHBseSB0aGVzZSBwYXRjaGVzPw0KPiA+ID4gPg0KPiA+ID4gPiBUaGFua3Mu
DQo+ID4gPiA+DQo+ID4gPiA+IFt2MywxLzRdIHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRfd2Fr
ZSBzdXBwb3J0DQo+ID4gPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5
MzQvDQo+ID4gPiA+DQo+ID4gPiA+IFt2MywyLzRdIHBvd2VycGMvbXBpYzogYWRkIGdsb2JhbCB0
aW1lciBzdXBwb3J0DQo+ID4gPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8y
MzQ5MzUvDQo+ID4gPiA+DQo+ID4gPiA+IFt2MywzLzRdIHBvd2VycGMvbXBpYzogY3JlYXRlIG1w
aWMgc3Vic3lzdGVtIG9iamVjdA0KPiA+ID4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcv
cGF0Y2gvMjM0OTM2Lw0KPiA+ID4gPg0KPiA+ID4gPiBbdjMsNC80XSBwb3dlcnBjL2ZzbDogYWRk
IE1QSUMgdGltZXIgd2FrZXVwIHN1cHBvcnQNCj4gPiA+ID4gaHR0cDovL3BhdGNod29yay5vemxh
YnMub3JnL3BhdGNoLzIzNDkzNy8NCj4gPiA+ID4NCj4gPiA+ID4NCj4gPiA+ID4gPiAtLS0tLU9y
aWdpbmFsIE1lc3NhZ2UtLS0tLQ0KPiA+ID4gPiA+IEZyb206IFdvb2QgU2NvdHQtQjA3NDIxDQo+
ID4gPiA+ID4gU2VudDogV2VkbmVzZGF5LCBBcHJpbCAxNywgMjAxMyA3OjMwIEFNDQo+ID4gPiA+
ID4gVG86IFdhbmcgRG9uZ3NoZW5nLUI0MDUzNA0KPiA+ID4gPiA+IENjOiBXb29kIFNjb3R0LUIw
NzQyMTsgbGludXhwcGMtZGV2QGxpc3RzLm96bGFicy5vcmc7DQo+ID4gPiA+ID4gZ2FsYWtAa2Vy
bmVsLmNyYXNoaW5nLm9yZw0KPiA+ID4gPiA+IFN1YmplY3Q6IFJlOiBbUEFUQ0ggdjMgMS80XSBw
b3dlcnBjL21waWM6IGFkZCBpcnFfc2V0X3dha2UNCj4gPiA+ID4gPiBzdXBwb3J0DQo+ID4gPiA+
ID4NCj4gPiA+ID4gPiBBQ0sNCj4gPiA+ID4gPg0KPiA+ID4gPiA+IC1TY290dA0KPiA+ID4gPiA+
DQo+ID4gPiA+ID4gT24gMDQvMTYvMjAxMyAwNTo1ODo1MiBBTSwgV2FuZyBEb25nc2hlbmctQjQw
NTM0IHdyb3RlOg0KPiA+ID4gPiA+ID4gSGkgc2NvdHQsDQo+ID4gPiA+ID4gPg0KPiA+ID4gPiA+
ID4gQ291bGQgeW91IEFDSyB0aGVzZSBwYXRjaGVzPw0KPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+
IFtQQVRDSCB2MyAyLzRdIHBvd2VycGMvbXBpYzogYWRkIGdsb2JhbCB0aW1lciBzdXBwb3J0IFtQ
QVRDSA0KPiA+ID4gPiA+ID4gdjMgMy80XQ0KPiA+ID4gPiA+ID4gcG93ZXJwYy9tcGljOiBjcmVh
dGUgbXBpYyBzdWJzeXN0ZW0gb2JqZWN0IFtQQVRDSCB2MyA0LzRdDQo+ID4gPiA+ID4gPiBwb3dl
cnBjL2ZzbDogYWRkIE1QSUMgdGltZXIgd2FrZXVwIHN1cHBvcnQNCj4gPiA+ID4gPiA+DQo+ID4g
PiA+ID4gPiBUaGFua3MuDQo+ID4gPiA+ID4gPg0KPiANCj4gDQoNCg==

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

SGkgQmVuamFtaW4gJiBLdW1hciAmIHNjb3R0LA0KDQpJIGFtIG5vdCBzdXJlIHdobyBjYW4gYXBw
bHkgdGhlc2UgcGF0Y2hlcy4uLg0KDQpTY290dCBhbHJlYWR5IEFDSyB0aGVzZSBwYXRjaGVzLg0K
DQpBIGZldyBkYXlzIGFnbyBTY290dCBoYXZlIGEgcHVsbCByZXF1ZXN0LCBTY290dCBjYW4gYWNj
ZXB0IHRoZW0/IE9yID8NCg0KW3YzLDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3NldF93YWtl
IHN1cHBvcnQNCmh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5MzQvDQoNClt2
MywyLzRdIHBvd2VycGMvbXBpYzogYWRkIGdsb2JhbCB0aW1lciBzdXBwb3J0DQpodHRwOi8vcGF0
Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM1Lw0KDQpbdjMsMy80XSBwb3dlcnBjL21waWM6
IGNyZWF0ZSBtcGljIHN1YnN5c3RlbSBvYmplY3QNCmh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9y
Zy9wYXRjaC8yMzQ5MzYNCg0KW3YzLDQvNF0gcG93ZXJwYy9mc2w6IGFkZCBNUElDIHRpbWVyIHdh
a2V1cCBzdXBwb3J0DQpodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM3Lw0K
DQpUaGFua3MuDQoNCi1kb25nc2hlbmcNCg0KPiAtLS0tLU9yaWdpbmFsIE1lc3NhZ2UtLS0tLQ0K
PiBGcm9tOiBXYW5nIERvbmdzaGVuZy1CNDA1MzQNCj4gU2VudDogU3VuZGF5LCBKdW5lIDA5LCAy
MDEzIDQ6MjAgUE0NCj4gVG86ICdCZW5qYW1pbiBIZXJyZW5zY2htaWR0Jw0KPiBDYzogbGludXhw
cGMtZGV2QGxpc3RzLm96bGFicy5vcmc7IFdvb2QgU2NvdHQtQjA3NDIxOw0KPiBnYWxha0BrZXJu
ZWwuY3Jhc2hpbmcub3JnDQo+IFN1YmplY3Q6IFJFOiBbUEFUQ0ggdjMgMS80XSBwb3dlcnBjL21w
aWM6IGFkZCBpcnFfc2V0X3dha2Ugc3VwcG9ydA0KPiANCj4gSGkgYmVuLA0KPiANCj4gQ291bGQg
eW91IGFwcGx5IHRoZXNlIHBhdGNoZXM/IFRoYW5rcy4gOikNCj4gDQo+IC0gZG9uZ3NoZW5nDQo+
IA0KPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gRnJvbTogQmVuamFtaW4gSGVy
cmVuc2NobWlkdCBbbWFpbHRvOmJlbmhAa2VybmVsLmNyYXNoaW5nLm9yZ10NCj4gPiBTZW50OiBN
b25kYXksIE1heSAxMywgMjAxMyAxOjAwIFBNDQo+ID4gVG86IFdhbmcgRG9uZ3NoZW5nLUI0MDUz
NA0KPiA+IENjOiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsgV29vZCBTY290dC1CMDc0
MjE7DQo+ID4gZ2FsYWtAa2VybmVsLmNyYXNoaW5nLm9yZw0KPiA+IFN1YmplY3Q6IFJlOiBbUEFU
Q0ggdjMgMS80XSBwb3dlcnBjL21waWM6IGFkZCBpcnFfc2V0X3dha2Ugc3VwcG9ydA0KPiA+DQo+
ID4gT24gTW9uLCAyMDEzLTA1LTEzIGF0IDA0OjI1ICswMDAwLCBXYW5nIERvbmdzaGVuZy1CNDA1
MzQgd3JvdGU6DQo+ID4gPiBIaSBCZW5qYW1pbiwNCj4gPiA+DQo+ID4gPiBDb3VsZCB5b3UgYXBw
bHkgdGhlc2UgcGF0Y2hlcz8NCj4gPg0KPiA+IEknbGwgaGF2ZSBhIGxvb2ssIEkgd2FzIGFzc3Vt
aW5nIEt1bWFyIHdvdWxkIHRha2UgdGhlbSBidXQgc2luY2Ugbm90DQo+ID4gSSdsbCBxdWV1ZSB0
aGVtIHVwLg0KPiA+DQo+ID4gQ2hlZXJzLA0KPiA+IEJlbi4NCj4gPg0KPiA+ID4gU2NvdHQgYWxy
ZWFkeSBBQ0suDQo+ID4gPg0KPiA+ID4gW3YzLDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3Nl
dF93YWtlIHN1cHBvcnQNCj4gPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8y
MzQ5MzQvDQo+ID4gPg0KPiA+ID4gW3YzLDIvNF0gcG93ZXJwYy9tcGljOiBhZGQgZ2xvYmFsIHRp
bWVyIHN1cHBvcnQNCj4gPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5
MzUvDQo+ID4gPg0KPiA+ID4gW3YzLDMvNF0gcG93ZXJwYy9tcGljOiBjcmVhdGUgbXBpYyBzdWJz
eXN0ZW0gb2JqZWN0DQo+ID4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0
OTM2Lw0KPiA+ID4NCj4gPiA+IFt2Myw0LzRdIHBvd2VycGMvZnNsOiBhZGQgTVBJQyB0aW1lciB3
YWtldXAgc3VwcG9ydA0KPiA+ID4gaHR0cDovL3BhdGNod29yay5vemxhYnMub3JnL3BhdGNoLzIz
NDkzNy8NCj4gPiA+DQo+ID4gPiBUaGFua3MuDQo+ID4gPg0KPiA+ID4gPiAtLS0tLU9yaWdpbmFs
IE1lc3NhZ2UtLS0tLQ0KPiA+ID4gPiBGcm9tOiBXYW5nIERvbmdzaGVuZy1CNDA1MzQNCj4gPiA+
ID4gU2VudDogRnJpZGF5LCBNYXkgMDMsIDIwMTMgOTo1NCBBTQ0KPiA+ID4gPiBUbzogJ2dhbGFr
QGtlcm5lbC5jcmFzaGluZy5vcmcnDQo+ID4gPiA+IENjOiAnbGludXhwcGMtZGV2QGxpc3RzLm96
bGFicy5vcmcnOyBXb29kIFNjb3R0LUIwNzQyMTsNCj4gPiA+ID4gJ2JlbmhAa2VybmVsLmNyYXNo
aW5nLm9yZycNCj4gPiA+ID4gU3ViamVjdDogUkU6IFtQQVRDSCB2MyAxLzRdIHBvd2VycGMvbXBp
YzogYWRkIGlycV9zZXRfd2FrZSBzdXBwb3J0DQo+ID4gPiA+DQo+ID4gPiA+IEhpIEt1bWFyLA0K
PiA+ID4gPg0KPiA+ID4gPiBDb3VsZCB5b3UgYXBwbHkgdGhlc2UgcGF0Y2hlcz8NCj4gPiA+ID4N
Cj4gPiA+ID4gVGhhbmtzLg0KPiA+ID4gPg0KPiA+ID4gPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2Fn
ZS0tLS0tDQo+ID4gPiA+ID4gRnJvbTogV2FuZyBEb25nc2hlbmctQjQwNTM0DQo+ID4gPiA+ID4g
U2VudDogVHVlc2RheSwgQXByaWwgMjMsIDIwMTMgNjoxMCBQTQ0KPiA+ID4gPiA+IFRvOiBnYWxh
a0BrZXJuZWwuY3Jhc2hpbmcub3JnDQo+ID4gPiA+ID4gQ2M6IGxpbnV4cHBjLWRldkBsaXN0cy5v
emxhYnMub3JnOyBXb29kIFNjb3R0LUIwNzQyMQ0KPiA+ID4gPiA+IFN1YmplY3Q6IFJFOiBbUEFU
Q0ggdjMgMS80XSBwb3dlcnBjL21waWM6IGFkZCBpcnFfc2V0X3dha2UNCj4gPiA+ID4gPiBzdXBw
b3J0DQo+ID4gPiA+ID4NCj4gPiA+ID4gPiBIaSBLdW1hciwNCj4gPiA+ID4gPg0KPiA+ID4gPiA+
IENvdWxkIHlvdSBhcHBseSB0aGVzZSBwYXRjaGVzPw0KPiA+ID4gPiA+DQo+ID4gPiA+ID4gVGhh
bmtzLg0KPiA+ID4gPiA+DQo+ID4gPiA+ID4gW3YzLDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJx
X3NldF93YWtlIHN1cHBvcnQNCj4gPiA+ID4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcv
cGF0Y2gvMjM0OTM0Lw0KPiA+ID4gPiA+DQo+ID4gPiA+ID4gW3YzLDIvNF0gcG93ZXJwYy9tcGlj
OiBhZGQgZ2xvYmFsIHRpbWVyIHN1cHBvcnQNCj4gPiA+ID4gPiBodHRwOi8vcGF0Y2h3b3JrLm96
bGFicy5vcmcvcGF0Y2gvMjM0OTM1Lw0KPiA+ID4gPiA+DQo+ID4gPiA+ID4gW3YzLDMvNF0gcG93
ZXJwYy9tcGljOiBjcmVhdGUgbXBpYyBzdWJzeXN0ZW0gb2JqZWN0DQo+ID4gPiA+ID4gaHR0cDov
L3BhdGNod29yay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNi8NCj4gPiA+ID4gPg0KPiA+ID4gPiA+
IFt2Myw0LzRdIHBvd2VycGMvZnNsOiBhZGQgTVBJQyB0aW1lciB3YWtldXAgc3VwcG9ydA0KPiA+
ID4gPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5MzcvDQo+ID4gPiA+
ID4NCj4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4g
PiA+ID4gPiA+IEZyb206IFdvb2QgU2NvdHQtQjA3NDIxDQo+ID4gPiA+ID4gPiBTZW50OiBXZWRu
ZXNkYXksIEFwcmlsIDE3LCAyMDEzIDc6MzAgQU0NCj4gPiA+ID4gPiA+IFRvOiBXYW5nIERvbmdz
aGVuZy1CNDA1MzQNCj4gPiA+ID4gPiA+IENjOiBXb29kIFNjb3R0LUIwNzQyMTsgbGludXhwcGMt
ZGV2QGxpc3RzLm96bGFicy5vcmc7DQo+ID4gPiA+ID4gPiBnYWxha0BrZXJuZWwuY3Jhc2hpbmcu
b3JnDQo+ID4gPiA+ID4gPiBTdWJqZWN0OiBSZTogW1BBVENIIHYzIDEvNF0gcG93ZXJwYy9tcGlj
OiBhZGQgaXJxX3NldF93YWtlDQo+ID4gPiA+ID4gPiBzdXBwb3J0DQo+ID4gPiA+ID4gPg0KPiA+
ID4gPiA+ID4gQUNLDQo+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gLVNjb3R0DQo+ID4gPiA+ID4g
Pg0KPiA+ID4gPiA+ID4gT24gMDQvMTYvMjAxMyAwNTo1ODo1MiBBTSwgV2FuZyBEb25nc2hlbmct
QjQwNTM0IHdyb3RlOg0KPiA+ID4gPiA+ID4gPiBIaSBzY290dCwNCj4gPiA+ID4gPiA+ID4NCj4g
PiA+ID4gPiA+ID4gQ291bGQgeW91IEFDSyB0aGVzZSBwYXRjaGVzPw0KPiA+ID4gPiA+ID4gPg0K
PiA+ID4gPiA+ID4gPiBbUEFUQ0ggdjMgMi80XSBwb3dlcnBjL21waWM6IGFkZCBnbG9iYWwgdGlt
ZXIgc3VwcG9ydCBbUEFUQ0gNCj4gPiA+ID4gPiA+ID4gdjMgMy80XQ0KPiA+ID4gPiA+ID4gPiBw
b3dlcnBjL21waWM6IGNyZWF0ZSBtcGljIHN1YnN5c3RlbSBvYmplY3QgW1BBVENIIHYzIDQvNF0N
Cj4gPiA+ID4gPiA+ID4gcG93ZXJwYy9mc2w6IGFkZCBNUElDIHRpbWVyIHdha2V1cCBzdXBwb3J0
DQo+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+IFRoYW5rcy4NCj4gPiA+ID4gPiA+ID4NCj4g
Pg0KPiA+DQoNCg==

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Benjamin Herrenschmidt]

On Mon, 2013-07-01 at 02:38 +0000, Wang Dongsheng-B40534 wrote:
> Hi Benjamin & Kumar & scott,
> 
> I am not sure who can apply these patches...
> 
> Scott already ACK these patches.
> 
> A few days ago Scott have a pull request, Scott can accept them? Or ?

I'm happy to pull from Scott. Do somebody other than me has access to an
old Mac (a G5 for example) to check they don't break anything there ?

Ben.

> [v3,1/4] powerpc/mpic: add irq_set_wake support
> http://patchwork.ozlabs.org/patch/234934/
> 
> [v3,2/4] powerpc/mpic: add global timer support
> http://patchwork.ozlabs.org/patch/234935/
> 
> [v3,3/4] powerpc/mpic: create mpic subsystem object
> http://patchwork.ozlabs.org/patch/234936
> 
> [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> http://patchwork.ozlabs.org/patch/234937/
> 
> Thanks.
> 
> -dongsheng
> 
> > -----Original Message-----
> > From: Wang Dongsheng-B40534
> > Sent: Sunday, June 09, 2013 4:20 PM
> > To: 'Benjamin Herrenschmidt'
> > Cc: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421;
> > galak@kernel.crashing.org
> > Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > 
> > Hi ben,
> > 
> > Could you apply these patches? Thanks. :)
> > 
> > - dongsheng
> > 
> > > -----Original Message-----
> > > From: Benjamin Herrenschmidt [mailto:benh@kernel.crashing.org]
> > > Sent: Monday, May 13, 2013 1:00 PM
> > > To: Wang Dongsheng-B40534
> > > Cc: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421;
> > > galak@kernel.crashing.org
> > > Subject: Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > >
> > > On Mon, 2013-05-13 at 04:25 +0000, Wang Dongsheng-B40534 wrote:
> > > > Hi Benjamin,
> > > >
> > > > Could you apply these patches?
> > >
> > > I'll have a look, I was assuming Kumar would take them but since not
> > > I'll queue them up.
> > >
> > > Cheers,
> > > Ben.
> > >
> > > > Scott already ACK.
> > > >
> > > > [v3,1/4] powerpc/mpic: add irq_set_wake support
> > > > http://patchwork.ozlabs.org/patch/234934/
> > > >
> > > > [v3,2/4] powerpc/mpic: add global timer support
> > > > http://patchwork.ozlabs.org/patch/234935/
> > > >
> > > > [v3,3/4] powerpc/mpic: create mpic subsystem object
> > > > http://patchwork.ozlabs.org/patch/234936/
> > > >
> > > > [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> > > > http://patchwork.ozlabs.org/patch/234937/
> > > >
> > > > Thanks.
> > > >
> > > > > -----Original Message-----
> > > > > From: Wang Dongsheng-B40534
> > > > > Sent: Friday, May 03, 2013 9:54 AM
> > > > > To: 'galak@kernel.crashing.org'
> > > > > Cc: 'linuxppc-dev@lists.ozlabs.org'; Wood Scott-B07421;
> > > > > 'benh@kernel.crashing.org'
> > > > > Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support
> > > > >
> > > > > Hi Kumar,
> > > > >
> > > > > Could you apply these patches?
> > > > >
> > > > > Thanks.
> > > > >
> > > > > > -----Original Message-----
> > > > > > From: Wang Dongsheng-B40534
> > > > > > Sent: Tuesday, April 23, 2013 6:10 PM
> > > > > > To: galak@kernel.crashing.org
> > > > > > Cc: linuxppc-dev@lists.ozlabs.org; Wood Scott-B07421
> > > > > > Subject: RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake
> > > > > > support
> > > > > >
> > > > > > Hi Kumar,
> > > > > >
> > > > > > Could you apply these patches?
> > > > > >
> > > > > > Thanks.
> > > > > >
> > > > > > [v3,1/4] powerpc/mpic: add irq_set_wake support
> > > > > > http://patchwork.ozlabs.org/patch/234934/
> > > > > >
> > > > > > [v3,2/4] powerpc/mpic: add global timer support
> > > > > > http://patchwork.ozlabs.org/patch/234935/
> > > > > >
> > > > > > [v3,3/4] powerpc/mpic: create mpic subsystem object
> > > > > > http://patchwork.ozlabs.org/patch/234936/
> > > > > >
> > > > > > [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> > > > > > http://patchwork.ozlabs.org/patch/234937/
> > > > > >
> > > > > >
> > > > > > > -----Original Message-----
> > > > > > > From: Wood Scott-B07421
> > > > > > > Sent: Wednesday, April 17, 2013 7:30 AM
> > > > > > > To: Wang Dongsheng-B40534
> > > > > > > Cc: Wood Scott-B07421; linuxppc-dev@lists.ozlabs.org;
> > > > > > > galak@kernel.crashing.org
> > > > > > > Subject: Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake
> > > > > > > support
> > > > > > >
> > > > > > > ACK
> > > > > > >
> > > > > > > -Scott
> > > > > > >
> > > > > > > On 04/16/2013 05:58:52 AM, Wang Dongsheng-B40534 wrote:
> > > > > > > > Hi scott,
> > > > > > > >
> > > > > > > > Could you ACK these patches?
> > > > > > > >
> > > > > > > > [PATCH v3 2/4] powerpc/mpic: add global timer support [PATCH
> > > > > > > > v3 3/4]
> > > > > > > > powerpc/mpic: create mpic subsystem object [PATCH v3 4/4]
> > > > > > > > powerpc/fsl: add MPIC timer wakeup support
> > > > > > > >
> > > > > > > > Thanks.
> > > > > > > >
> > >
> > >
> 

RE: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Wang Dongsheng-B40534]

DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogQmVuamFtaW4gSGVycmVu
c2NobWlkdCBbbWFpbHRvOmJlbmhAa2VybmVsLmNyYXNoaW5nLm9yZ10NCj4gU2VudDogTW9uZGF5
LCBKdWx5IDAxLCAyMDEzIDEwOjQ5IEFNDQo+IFRvOiBXYW5nIERvbmdzaGVuZy1CNDA1MzQNCj4g
Q2M6IFdvb2QgU2NvdHQtQjA3NDIxOyBnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3JnOyBsaW51eHBw
Yy0NCj4gZGV2QGxpc3RzLm96bGFicy5vcmcNCj4gU3ViamVjdDogUmU6IFtQQVRDSCB2MyAxLzRd
IHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRfd2FrZSBzdXBwb3J0DQo+IA0KPiBPbiBNb24sIDIw
MTMtMDctMDEgYXQgMDI6MzggKzAwMDAsIFdhbmcgRG9uZ3NoZW5nLUI0MDUzNCB3cm90ZToNCj4g
PiBIaSBCZW5qYW1pbiAmIEt1bWFyICYgc2NvdHQsDQo+ID4NCj4gPiBJIGFtIG5vdCBzdXJlIHdo
byBjYW4gYXBwbHkgdGhlc2UgcGF0Y2hlcy4uLg0KPiA+DQo+ID4gU2NvdHQgYWxyZWFkeSBBQ0sg
dGhlc2UgcGF0Y2hlcy4NCj4gPg0KPiA+IEEgZmV3IGRheXMgYWdvIFNjb3R0IGhhdmUgYSBwdWxs
IHJlcXVlc3QsIFNjb3R0IGNhbiBhY2NlcHQgdGhlbT8gT3IgPw0KPiANCj4gSSdtIGhhcHB5IHRv
IHB1bGwgZnJvbSBTY290dC4gDQoNClRoYW5rcyBCZW4uDQoNCi1kb25nc2hlbmcNCg0KPkRvIHNv
bWVib2R5IG90aGVyIHRoYW4gbWUgaGFzIGFjY2VzcyB0byBhbg0KPiBvbGQgTWFjIChhIEc1IGZv
ciBleGFtcGxlKSB0byBjaGVjayB0aGV5IGRvbid0IGJyZWFrIGFueXRoaW5nIHRoZXJlID8NCj4g
DQo+IEJlbi4NCj4gDQo+ID4gW3YzLDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3NldF93YWtl
IHN1cHBvcnQNCj4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM0Lw0K
PiA+DQo+ID4gW3YzLDIvNF0gcG93ZXJwYy9tcGljOiBhZGQgZ2xvYmFsIHRpbWVyIHN1cHBvcnQN
Cj4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM1Lw0KPiA+DQo+ID4g
W3YzLDMvNF0gcG93ZXJwYy9tcGljOiBjcmVhdGUgbXBpYyBzdWJzeXN0ZW0gb2JqZWN0DQo+ID4g
aHR0cDovL3BhdGNod29yay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNg0KPiA+DQo+ID4gW3YzLDQv
NF0gcG93ZXJwYy9mc2w6IGFkZCBNUElDIHRpbWVyIHdha2V1cCBzdXBwb3J0DQo+ID4gaHR0cDov
L3BhdGNod29yay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNy8NCj4gPg0KPiA+IFRoYW5rcy4NCj4g
Pg0KPiA+IC1kb25nc2hlbmcNCj4gPg0KPiA+ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0N
Cj4gPiA+IEZyb206IFdhbmcgRG9uZ3NoZW5nLUI0MDUzNA0KPiA+ID4gU2VudDogU3VuZGF5LCBK
dW5lIDA5LCAyMDEzIDQ6MjAgUE0NCj4gPiA+IFRvOiAnQmVuamFtaW4gSGVycmVuc2NobWlkdCcN
Cj4gPiA+IENjOiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsgV29vZCBTY290dC1CMDc0
MjE7DQo+ID4gPiBnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3JnDQo+ID4gPiBTdWJqZWN0OiBSRTog
W1BBVENIIHYzIDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3NldF93YWtlIHN1cHBvcnQNCj4g
PiA+DQo+ID4gPiBIaSBiZW4sDQo+ID4gPg0KPiA+ID4gQ291bGQgeW91IGFwcGx5IHRoZXNlIHBh
dGNoZXM/IFRoYW5rcy4gOikNCj4gPiA+DQo+ID4gPiAtIGRvbmdzaGVuZw0KPiA+ID4NCj4gPiA+
ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gPiA+ID4gRnJvbTogQmVuamFtaW4gSGVy
cmVuc2NobWlkdCBbbWFpbHRvOmJlbmhAa2VybmVsLmNyYXNoaW5nLm9yZ10NCj4gPiA+ID4gU2Vu
dDogTW9uZGF5LCBNYXkgMTMsIDIwMTMgMTowMCBQTQ0KPiA+ID4gPiBUbzogV2FuZyBEb25nc2hl
bmctQjQwNTM0DQo+ID4gPiA+IENjOiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsgV29v
ZCBTY290dC1CMDc0MjE7DQo+ID4gPiA+IGdhbGFrQGtlcm5lbC5jcmFzaGluZy5vcmcNCj4gPiA+
ID4gU3ViamVjdDogUmU6IFtQQVRDSCB2MyAxLzRdIHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRf
d2FrZSBzdXBwb3J0DQo+ID4gPiA+DQo+ID4gPiA+IE9uIE1vbiwgMjAxMy0wNS0xMyBhdCAwNDoy
NSArMDAwMCwgV2FuZyBEb25nc2hlbmctQjQwNTM0IHdyb3RlOg0KPiA+ID4gPiA+IEhpIEJlbmph
bWluLA0KPiA+ID4gPiA+DQo+ID4gPiA+ID4gQ291bGQgeW91IGFwcGx5IHRoZXNlIHBhdGNoZXM/
DQo+ID4gPiA+DQo+ID4gPiA+IEknbGwgaGF2ZSBhIGxvb2ssIEkgd2FzIGFzc3VtaW5nIEt1bWFy
IHdvdWxkIHRha2UgdGhlbSBidXQgc2luY2UNCj4gbm90DQo+ID4gPiA+IEknbGwgcXVldWUgdGhl
bSB1cC4NCj4gPiA+ID4NCj4gPiA+ID4gQ2hlZXJzLA0KPiA+ID4gPiBCZW4uDQo+ID4gPiA+DQo+
ID4gPiA+ID4gU2NvdHQgYWxyZWFkeSBBQ0suDQo+ID4gPiA+ID4NCj4gPiA+ID4gPiBbdjMsMS80
XSBwb3dlcnBjL21waWM6IGFkZCBpcnFfc2V0X3dha2Ugc3VwcG9ydA0KPiA+ID4gPiA+IGh0dHA6
Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5MzQvDQo+ID4gPiA+ID4NCj4gPiA+ID4g
PiBbdjMsMi80XSBwb3dlcnBjL21waWM6IGFkZCBnbG9iYWwgdGltZXIgc3VwcG9ydA0KPiA+ID4g
PiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5MzUvDQo+ID4gPiA+ID4N
Cj4gPiA+ID4gPiBbdjMsMy80XSBwb3dlcnBjL21waWM6IGNyZWF0ZSBtcGljIHN1YnN5c3RlbSBv
YmplY3QNCj4gPiA+ID4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM2
Lw0KPiA+ID4gPiA+DQo+ID4gPiA+ID4gW3YzLDQvNF0gcG93ZXJwYy9mc2w6IGFkZCBNUElDIHRp
bWVyIHdha2V1cCBzdXBwb3J0DQo+ID4gPiA+ID4gaHR0cDovL3BhdGNod29yay5vemxhYnMub3Jn
L3BhdGNoLzIzNDkzNy8NCj4gPiA+ID4gPg0KPiA+ID4gPiA+IFRoYW5rcy4NCj4gPiA+ID4gPg0K
PiA+ID4gPiA+ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gPiA+ID4gPiA+IEZyb206
IFdhbmcgRG9uZ3NoZW5nLUI0MDUzNA0KPiA+ID4gPiA+ID4gU2VudDogRnJpZGF5LCBNYXkgMDMs
IDIwMTMgOTo1NCBBTQ0KPiA+ID4gPiA+ID4gVG86ICdnYWxha0BrZXJuZWwuY3Jhc2hpbmcub3Jn
Jw0KPiA+ID4gPiA+ID4gQ2M6ICdsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZyc7IFdvb2Qg
U2NvdHQtQjA3NDIxOw0KPiA+ID4gPiA+ID4gJ2JlbmhAa2VybmVsLmNyYXNoaW5nLm9yZycNCj4g
PiA+ID4gPiA+IFN1YmplY3Q6IFJFOiBbUEFUQ0ggdjMgMS80XSBwb3dlcnBjL21waWM6IGFkZCBp
cnFfc2V0X3dha2UNCj4gc3VwcG9ydA0KPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+IEhpIEt1bWFy
LA0KPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+IENvdWxkIHlvdSBhcHBseSB0aGVzZSBwYXRjaGVz
Pw0KPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+IFRoYW5rcy4NCj4gPiA+ID4gPiA+DQo+ID4gPiA+
ID4gPiA+IC0tLS0tT3JpZ2luYWwgTWVzc2FnZS0tLS0tDQo+ID4gPiA+ID4gPiA+IEZyb206IFdh
bmcgRG9uZ3NoZW5nLUI0MDUzNA0KPiA+ID4gPiA+ID4gPiBTZW50OiBUdWVzZGF5LCBBcHJpbCAy
MywgMjAxMyA2OjEwIFBNDQo+ID4gPiA+ID4gPiA+IFRvOiBnYWxha0BrZXJuZWwuY3Jhc2hpbmcu
b3JnDQo+ID4gPiA+ID4gPiA+IENjOiBsaW51eHBwYy1kZXZAbGlzdHMub3psYWJzLm9yZzsgV29v
ZCBTY290dC1CMDc0MjENCj4gPiA+ID4gPiA+ID4gU3ViamVjdDogUkU6IFtQQVRDSCB2MyAxLzRd
IHBvd2VycGMvbXBpYzogYWRkIGlycV9zZXRfd2FrZQ0KPiA+ID4gPiA+ID4gPiBzdXBwb3J0DQo+
ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+IEhpIEt1bWFyLA0KPiA+ID4gPiA+ID4gPg0KPiA+
ID4gPiA+ID4gPiBDb3VsZCB5b3UgYXBwbHkgdGhlc2UgcGF0Y2hlcz8NCj4gPiA+ID4gPiA+ID4N
Cj4gPiA+ID4gPiA+ID4gVGhhbmtzLg0KPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiBbdjMs
MS80XSBwb3dlcnBjL21waWM6IGFkZCBpcnFfc2V0X3dha2Ugc3VwcG9ydA0KPiA+ID4gPiA+ID4g
PiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gvMjM0OTM0Lw0KPiA+ID4gPiA+ID4g
Pg0KPiA+ID4gPiA+ID4gPiBbdjMsMi80XSBwb3dlcnBjL21waWM6IGFkZCBnbG9iYWwgdGltZXIg
c3VwcG9ydA0KPiA+ID4gPiA+ID4gPiBodHRwOi8vcGF0Y2h3b3JrLm96bGFicy5vcmcvcGF0Y2gv
MjM0OTM1Lw0KPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiBbdjMsMy80XSBwb3dlcnBjL21w
aWM6IGNyZWF0ZSBtcGljIHN1YnN5c3RlbSBvYmplY3QNCj4gPiA+ID4gPiA+ID4gaHR0cDovL3Bh
dGNod29yay5vemxhYnMub3JnL3BhdGNoLzIzNDkzNi8NCj4gPiA+ID4gPiA+ID4NCj4gPiA+ID4g
PiA+ID4gW3YzLDQvNF0gcG93ZXJwYy9mc2w6IGFkZCBNUElDIHRpbWVyIHdha2V1cCBzdXBwb3J0
DQo+ID4gPiA+ID4gPiA+IGh0dHA6Ly9wYXRjaHdvcmsub3psYWJzLm9yZy9wYXRjaC8yMzQ5Mzcv
DQo+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gLS0tLS1Pcmln
aW5hbCBNZXNzYWdlLS0tLS0NCj4gPiA+ID4gPiA+ID4gPiBGcm9tOiBXb29kIFNjb3R0LUIwNzQy
MQ0KPiA+ID4gPiA+ID4gPiA+IFNlbnQ6IFdlZG5lc2RheSwgQXByaWwgMTcsIDIwMTMgNzozMCBB
TQ0KPiA+ID4gPiA+ID4gPiA+IFRvOiBXYW5nIERvbmdzaGVuZy1CNDA1MzQNCj4gPiA+ID4gPiA+
ID4gPiBDYzogV29vZCBTY290dC1CMDc0MjE7IGxpbnV4cHBjLWRldkBsaXN0cy5vemxhYnMub3Jn
Ow0KPiA+ID4gPiA+ID4gPiA+IGdhbGFrQGtlcm5lbC5jcmFzaGluZy5vcmcNCj4gPiA+ID4gPiA+
ID4gPiBTdWJqZWN0OiBSZTogW1BBVENIIHYzIDEvNF0gcG93ZXJwYy9tcGljOiBhZGQgaXJxX3Nl
dF93YWtlDQo+ID4gPiA+ID4gPiA+ID4gc3VwcG9ydA0KPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+
ID4gPiA+ID4gQUNLDQo+ID4gPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ID4gPiAtU2NvdHQNCj4g
PiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+IE9uIDA0LzE2LzIwMTMgMDU6NTg6NTIgQU0s
IFdhbmcgRG9uZ3NoZW5nLUI0MDUzNCB3cm90ZToNCj4gPiA+ID4gPiA+ID4gPiA+IEhpIHNjb3R0
LA0KPiA+ID4gPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ID4gPiA+IENvdWxkIHlvdSBBQ0sgdGhl
c2UgcGF0Y2hlcz8NCj4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPiBbUEFUQ0gg
djMgMi80XSBwb3dlcnBjL21waWM6IGFkZCBnbG9iYWwgdGltZXIgc3VwcG9ydA0KPiBbUEFUQ0gN
Cj4gPiA+ID4gPiA+ID4gPiA+IHYzIDMvNF0NCj4gPiA+ID4gPiA+ID4gPiA+IHBvd2VycGMvbXBp
YzogY3JlYXRlIG1waWMgc3Vic3lzdGVtIG9iamVjdCBbUEFUQ0ggdjMgNC80XQ0KPiA+ID4gPiA+
ID4gPiA+ID4gcG93ZXJwYy9mc2w6IGFkZCBNUElDIHRpbWVyIHdha2V1cCBzdXBwb3J0DQo+ID4g
PiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ID4gVGhhbmtzLg0KPiA+ID4gPiA+ID4gPiA+
ID4NCj4gPiA+ID4NCj4gPiA+ID4NCj4gPg0KPiANCj4gDQoNCg==

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Scott Wood]

On 06/30/2013 09:38:15 PM, Wang Dongsheng-B40534 wrote:
> Hi Benjamin & Kumar & scott,
>=20
> I am not sure who can apply these patches...
>=20
> Scott already ACK these patches.
>=20
> A few days ago Scott have a pull request, Scott can accept them? Or ?
>=20
> [v3,1/4] powerpc/mpic: add irq_set_wake support
> http://patchwork.ozlabs.org/patch/234934/
>=20
> [v3,2/4] powerpc/mpic: add global timer support
> http://patchwork.ozlabs.org/patch/234935/
>=20
> [v3,3/4] powerpc/mpic: create mpic subsystem object
> http://patchwork.ozlabs.org/patch/234936
>=20
> [v3,4/4] powerpc/fsl: add MPIC timer wakeup support
> http://patchwork.ozlabs.org/patch/234937/

I've been picking patches and hope to send a pull request soon.  I =20
already have these patches queued up as part of it.

-Scott=

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Benjamin Herrenschmidt]

On Mon, 2013-07-01 at 11:55 -0500, Scott Wood wrote:
> I've been picking patches and hope to send a pull request soon.  I  
> already have these patches queued up as part of it.

Hurry !

Next time, I'd like the bulk of your stuff around -rc2 or 3 if possible,
ie, keep feeding me rather than one big pull in the merge window.

Thanks !

Cheers,
Ben.

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Scott Wood]

On 07/01/2013 05:16:51 PM, Benjamin Herrenschmidt wrote:
> On Mon, 2013-07-01 at 11:55 -0500, Scott Wood wrote:
> > I've been picking patches and hope to send a pull request soon.  I
> > already have these patches queued up as part of it.
>=20
> Hurry !
>=20
> Next time, I'd like the bulk of your stuff around -rc2 or 3 if =20
> possible,
> ie, keep feeding me rather than one big pull in the merge window.
>=20
> Thanks !

I'll send it tonight after I verify no obvious breakage.

I realize it's late, but I wasn't involved until a few weeks ago, and =20
there was a large backlog (of which I've only been able to get through =20
a portion so far).  Most of what I have gone through was done in the =20
past week -- I wasn't just holding on to it.

-Scott=

Re: [PATCH v3 1/4] powerpc/mpic: add irq_set_wake support

[Benjamin Herrenschmidt]

On Mon, 2013-07-01 at 17:36 -0500, Scott Wood wrote:
> I'll send it tonight after I verify no obvious breakage.
> 
> I realize it's late, but I wasn't involved until a few weeks ago, and  
> there was a large backlog (of which I've only been able to get through  
> a portion so far).  Most of what I have gone through was done in the  
> past week -- I wasn't just holding on to it.

Sure, I know :-) Just saying for next time ... I prefer a regular trickle
to a big batch too late.

Cheers,
Ben.