linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
From: Michael Neuling <mikey@neuling.org>
To: greg@kroah.com, arnd@arndb.de, mpe@ellerman.id.au,
	benh@kernel.crashing.org
Cc: cbe-oss-dev@lists.ozlabs.org, mikey@neuling.org,
	"Aneesh Kumar K.V" <aneesh.kumar@linux.vnet.ibm.com>,
	imunsie@au.ibm.com, linux-kernel@vger.kernel.org,
	linuxppc-dev@ozlabs.org, jk@ozlabs.org, anton@samba.org
Subject: [PATCH v3 10/16] powerpc/opal: Add PHB to cxl mode call
Date: Tue,  7 Oct 2014 21:48:16 +1100	[thread overview]
Message-ID: <1412678902-18672-11-git-send-email-mikey@neuling.org> (raw)
In-Reply-To: <1412678902-18672-1-git-send-email-mikey@neuling.org>

From: Ian Munsie <imunsie@au1.ibm.com>

This adds the OPAL call to change a PHB into cxl mode.

Signed-off-by: Ian Munsie <imunsie@au1.ibm.com>
Signed-off-by: Michael Neuling <mikey@neuling.org>
---
 arch/powerpc/include/asm/opal.h                | 2 ++
 arch/powerpc/platforms/powernv/opal-wrappers.S | 1 +
 2 files changed, 3 insertions(+)

diff --git a/arch/powerpc/include/asm/opal.h b/arch/powerpc/include/asm/opal.h
index 86055e5..84c37c4dbc 100644
--- a/arch/powerpc/include/asm/opal.h
+++ b/arch/powerpc/include/asm/opal.h
@@ -146,6 +146,7 @@ struct opal_sg_list {
 #define OPAL_GET_PARAM				89
 #define OPAL_SET_PARAM				90
 #define OPAL_DUMP_RESEND			91
+#define OPAL_PCI_SET_PHB_CXL_MODE		93
 #define OPAL_DUMP_INFO2				94
 #define OPAL_PCI_EEH_FREEZE_SET			97
 #define OPAL_HANDLE_HMI				98
@@ -924,6 +925,7 @@ int64_t opal_sensor_read(uint32_t sensor_hndl, int token, __be32 *sensor_data);
 int64_t opal_handle_hmi(void);
 int64_t opal_register_dump_region(uint32_t id, uint64_t start, uint64_t end);
 int64_t opal_unregister_dump_region(uint32_t id);
+int64_t opal_pci_set_phb_cxl_mode(uint64_t phb_id, uint64_t mode, uint64_t pe_number);
 
 /* Internal functions */
 extern int early_init_dt_scan_opal(unsigned long node, const char *uname,
diff --git a/arch/powerpc/platforms/powernv/opal-wrappers.S b/arch/powerpc/platforms/powernv/opal-wrappers.S
index 2e6ce1b..0fb56dc 100644
--- a/arch/powerpc/platforms/powernv/opal-wrappers.S
+++ b/arch/powerpc/platforms/powernv/opal-wrappers.S
@@ -247,3 +247,4 @@ OPAL_CALL(opal_set_param,			OPAL_SET_PARAM);
 OPAL_CALL(opal_handle_hmi,			OPAL_HANDLE_HMI);
 OPAL_CALL(opal_register_dump_region,		OPAL_REGISTER_DUMP_REGION);
 OPAL_CALL(opal_unregister_dump_region,		OPAL_UNREGISTER_DUMP_REGION);
+OPAL_CALL(opal_pci_set_phb_cxl_mode,		OPAL_PCI_SET_PHB_CXL_MODE);
-- 
1.9.1

  parent reply	other threads:[~2014-10-07 10:49 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-10-07 10:48 [PATCH v3 0/16] POWER8 Coherent Accelerator device driver Michael Neuling
2014-10-07 10:48 ` [PATCH v3 01/16] powerpc/cell: Move spu_handle_mm_fault() out of cell platform Michael Neuling
2014-10-07 11:08   ` Stephen Rothwell
2014-10-07 11:34     ` Michael Neuling
2014-10-07 10:48 ` [PATCH v3 02/16] powerpc/cell: Move data segment faulting code " Michael Neuling
2014-10-07 10:48 ` [PATCH v3 03/16] powerpc/cell: Make spu_flush_all_slbs() generic Michael Neuling
2014-10-07 10:48 ` [PATCH v3 04/16] powerpc/msi: Improve IRQ bitmap allocator Michael Neuling
2014-10-07 10:48 ` [PATCH v3 05/16] powerpc/mm: Export mmu_kernel_ssize and mmu_linear_psize Michael Neuling
2014-10-07 10:48 ` [PATCH v3 06/16] powerpc/powernv: Split out set MSI IRQ chip code Michael Neuling
2014-10-07 10:48 ` [PATCH v3 07/16] cxl: Add new header for call backs and structs Michael Neuling
2014-10-07 10:48 ` [PATCH v3 08/16] powerpc/powerpc: Add new PCIe functions for allocating cxl interrupts Michael Neuling
2014-10-07 22:59   ` [v3, " Michael Ellerman
2014-10-08  0:46     ` Michael Neuling
2014-10-07 10:48 ` [PATCH v3 09/16] powerpc/mm: Add new hash_page_mm() Michael Neuling
2014-10-07 10:48 ` Michael Neuling [this message]
2014-10-07 10:48 ` [PATCH v3 11/16] powerpc/mm: Add hooks for cxl Michael Neuling
2014-10-07 10:48 ` [PATCH v3 12/16] cxl: Add base builtin support Michael Neuling
2014-10-07 23:04   ` [v3,12/16] " Michael Ellerman
2014-10-08  0:45     ` Michael Neuling
2014-10-07 10:48 ` [PATCH v3 13/16] cxl: Driver code for powernv PCIe based cards for userspace access Michael Neuling
2014-10-07 10:48 ` [PATCH v3 14/16] cxl: Userspace header file Michael Neuling
2014-10-07 10:48 ` [PATCH v3 15/16] cxl: Add driver to Kbuild and Makefiles Michael Neuling
2014-10-07 10:48 ` [PATCH v3 16/16] cxl: Add documentation for userspace APIs Michael Neuling
2014-10-08  5:36   ` [v3,16/16] " Michael Ellerman

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1412678902-18672-11-git-send-email-mikey@neuling.org \
    --to=mikey@neuling.org \
    --cc=aneesh.kumar@linux.vnet.ibm.com \
    --cc=anton@samba.org \
    --cc=arnd@arndb.de \
    --cc=benh@kernel.crashing.org \
    --cc=cbe-oss-dev@lists.ozlabs.org \
    --cc=greg@kroah.com \
    --cc=imunsie@au.ibm.com \
    --cc=jk@ozlabs.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linuxppc-dev@ozlabs.org \
    --cc=mpe@ellerman.id.au \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).