* [PATCH] powerpc/book3e-64: Use hardcoded mttmr opcode
@ 2016-03-15 6:47 Scott Wood
2016-03-16 10:24 ` Michael Ellerman
0 siblings, 1 reply; 2+ messages in thread
From: Scott Wood @ 2016-03-15 6:47 UTC (permalink / raw)
To: Michael Ellerman; +Cc: linuxppc-dev, Scott Wood, chenhui.zhao
This preserves the ability to build using older binutils (reportedly <=
2.22).
Signed-off-by: Scott Wood <oss@buserror.net>
Cc: chenhui.zhao@freescale.com
---
arch/powerpc/kernel/head_64.S | 9 +++++----
1 file changed, 5 insertions(+), 4 deletions(-)
diff --git a/arch/powerpc/kernel/head_64.S b/arch/powerpc/kernel/head_64.S
index 2916283..4286775 100644
--- a/arch/powerpc/kernel/head_64.S
+++ b/arch/powerpc/kernel/head_64.S
@@ -41,6 +41,7 @@
#include <asm/ptrace.h>
#include <asm/hw_irq.h>
#include <asm/cputhreads.h>
+#include <asm/ppc-opcode.h>
/* The physical memory is laid out such that the secondary processor
* spin code sits at 0x0000...0x00ff. On server, the vectors follow
@@ -207,12 +208,12 @@ _GLOBAL(book3e_start_thread)
/* If the thread id is invalid, just exit. */
b 13f
10:
- mttmr TMRN_IMSR0, r5
- mttmr TMRN_INIA0, r4
+ MTTMR(TMRN_IMSR0, 5)
+ MTTMR(TMRN_INIA0, 4)
b 12f
11:
- mttmr TMRN_IMSR1, r5
- mttmr TMRN_INIA1, r4
+ MTTMR(TMRN_IMSR1, 5)
+ MTTMR(TMRN_INIA1, 4)
12:
isync
li r6, 1
--
2.5.0
^ permalink raw reply related [flat|nested] 2+ messages in thread
end of thread, other threads:[~2016-03-16 10:24 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-03-15 6:47 [PATCH] powerpc/book3e-64: Use hardcoded mttmr opcode Scott Wood
2016-03-16 10:24 ` Michael Ellerman
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).