From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mx0a-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 3t3zmC4nYMzDvJx for ; Thu, 27 Oct 2016 05:57:31 +1100 (AEDT) Received: from pps.filterd (m0098413.ppops.net [127.0.0.1]) by mx0b-001b2d01.pphosted.com (8.16.0.17/8.16.0.17) with SMTP id u9QIsiMJ059842 for ; Wed, 26 Oct 2016 14:57:28 -0400 Received: from e23smtp06.au.ibm.com (e23smtp06.au.ibm.com [202.81.31.148]) by mx0b-001b2d01.pphosted.com with ESMTP id 26ay8y39k3-1 (version=TLSv1.2 cipher=AES256-SHA bits=256 verify=NOT) for ; Wed, 26 Oct 2016 14:57:28 -0400 Received: from localhost by e23smtp06.au.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted for from ; Thu, 27 Oct 2016 04:57:25 +1000 Received: from d23relay08.au.ibm.com (d23relay08.au.ibm.com [9.185.71.33]) by d23dlp01.au.ibm.com (Postfix) with ESMTP id C2B7D2CE8056 for ; Thu, 27 Oct 2016 05:57:23 +1100 (EST) Received: from d23av04.au.ibm.com (d23av04.au.ibm.com [9.190.235.139]) by d23relay08.au.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id u9QIvNTX13566138 for ; Thu, 27 Oct 2016 05:57:23 +1100 Received: from d23av04.au.ibm.com (localhost [127.0.0.1]) by d23av04.au.ibm.com (8.14.4/8.14.4/NCO v10.0 AVout) with ESMTP id u9QIvNrF026853 for ; Thu, 27 Oct 2016 05:57:23 +1100 Subject: Re: [bug report] [POWERPC] 4xx: Add 405GPr and 405EP support in boot wrapper From: Benjamin Herrenschmidt Reply-To: benh@au1.ibm.com To: Dan Carpenter , matthias.fuchs@esd-electronics.com Cc: linuxppc-dev@lists.ozlabs.org Date: Wed, 26 Oct 2016 13:57:23 -0500 In-Reply-To: <20161026130311.GA3080@elgon.mountain> References: <20161026130311.GA3080@elgon.mountain> Content-Type: text/plain; charset="UTF-8" Mime-Version: 1.0 Message-Id: <1477508243.2828.70.camel@au1.ibm.com> List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Wed, 2016-10-26 at 16:03 +0300, Dan Carpenter wrote: >    565          cbdv = ((pllmr & 0x00060000) >> 17) + 1; /* CPU:PLB */ >    566          opdv = ((pllmr & 0x00018000) >> 15) + 1; /* PLB:OPB */ >    567          ppdv = ((pllmr & 0x00001800) >> 13) + 1; /* PLB:PCI */ >                                  ^^^^^^^^^^^^^^^^^ > This is zero.  It looks like 0x00000600 was probably intended? I just checked the spec and for the 405gp and it's 0x6000 (bits 17 and 18 in IBM ordering) Cheers, Ben.