From: "Aneesh Kumar K.V" <aneesh.kumar@linux.vnet.ibm.com>
To: benh@kernel.crashing.org, paulus@samba.org, mpe@ellerman.id.au
Cc: linuxppc-dev@lists.ozlabs.org,
"Aneesh Kumar K.V" <aneesh.kumar@linux.vnet.ibm.com>
Subject: [PATCH V2 00/11] powerpc/mm/hash: Cleanup and fixes
Date: Thu, 16 Mar 2017 16:01:58 +0530 [thread overview]
Message-ID: <1489660329-22501-1-git-send-email-aneesh.kumar@linux.vnet.ibm.com> (raw)
Hi,
This series collect all the different patches sent before into one patch series.
The patch series is also rebased on top of latest upstream linus.
It also contain fixes to the patches posted earlier.
Aneesh Kumar K.V (11):
powerpc/mm/nohash: MM_SLICE is only used by book3s 64
powerpc/mm/slice: when computing slice mask limit lowe slice max addr
correctly
powerpc/mm: Cleanup bits definition between hash and radix.
powerpc/mm/radix: rename _PAGE_LARGE to R_PAGE_LARGE
powerpc/mm: Add translation mode information in /proc/cpuinfo
powerpc/mm/hugetlb: Filter out hugepage size not supported by page
table layout
powerpc/mm: Conditional defines of pte bits are messy
powerpc/mm: Express everything based on Radix page table defines
powerpc/mm: Lower the max real address to 51 bits
powerpc/mm/radix: Make max pfn bits a variable
powerpc/mm: Move hash specific pte bits to be top bits of RPN
arch/powerpc/include/asm/book3s/64/hash-64k.h | 8 ++++--
arch/powerpc/include/asm/book3s/64/hash.h | 35 ++++++++++++++++--------
arch/powerpc/include/asm/book3s/64/hugetlb.h | 2 +-
arch/powerpc/include/asm/book3s/64/pgtable.h | 39 ++++++++++++++++-----------
arch/powerpc/include/asm/book3s/64/radix.h | 12 ++++++++-
arch/powerpc/include/asm/mmu-book3e.h | 5 ----
arch/powerpc/include/asm/nohash/64/pgtable.h | 5 ----
arch/powerpc/mm/hash_native_64.c | 1 +
arch/powerpc/mm/hash_utils_64.c | 1 +
arch/powerpc/mm/hugetlbpage-book3e.c | 7 -----
arch/powerpc/mm/hugetlbpage.c | 20 ++++++++++++++
arch/powerpc/mm/mmu_context_nohash.c | 5 ----
arch/powerpc/mm/pgtable-radix.c | 1 +
arch/powerpc/mm/pgtable_64.c | 3 +++
arch/powerpc/mm/slice.c | 5 ++--
arch/powerpc/mm/tlb-radix.c | 2 +-
arch/powerpc/platforms/Kconfig.cputype | 2 +-
arch/powerpc/platforms/powernv/setup.c | 4 +++
arch/powerpc/platforms/pseries/setup.c | 4 +++
19 files changed, 103 insertions(+), 58 deletions(-)
--
2.7.4
next reply other threads:[~2017-03-16 10:32 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-03-16 10:31 Aneesh Kumar K.V [this message]
2017-03-16 10:31 ` [PATCH V2 01/11] powerpc/mm/nohash: MM_SLICE is only used by book3s 64 Aneesh Kumar K.V
2017-03-16 22:00 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 02/11] powerpc/mm/slice: when computing slice mask limit lowe slice max addr correctly Aneesh Kumar K.V
2017-03-16 22:03 ` Paul Mackerras
2017-03-17 6:55 ` Aneesh Kumar K.V
2017-03-16 10:32 ` [PATCH V2 03/11] powerpc/mm: Cleanup bits definition between hash and radix Aneesh Kumar K.V
2017-03-16 22:16 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 04/11] powerpc/mm/radix: rename _PAGE_LARGE to R_PAGE_LARGE Aneesh Kumar K.V
2017-03-16 22:16 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 05/11] powerpc/mm: Add translation mode information in /proc/cpuinfo Aneesh Kumar K.V
2017-03-16 22:17 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 06/11] powerpc/mm/hugetlb: Filter out hugepage size not supported by page table layout Aneesh Kumar K.V
2017-03-16 22:19 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 07/11] powerpc/mm: Conditional defines of pte bits are messy Aneesh Kumar K.V
2017-03-16 22:21 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 08/11] powerpc/mm: Express everything based on Radix page table defines Aneesh Kumar K.V
2017-03-16 22:24 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 09/11] powerpc/mm: Lower the max real address to 51 bits Aneesh Kumar K.V
2017-03-16 21:26 ` Benjamin Herrenschmidt
2017-03-17 3:39 ` Aneesh Kumar K.V
2017-03-16 22:27 ` Paul Mackerras
2017-03-16 10:32 ` [PATCH V2 10/11] powerpc/mm/radix: Make max pfn bits a variable Aneesh Kumar K.V
2017-03-16 22:29 ` Paul Mackerras
2017-03-17 8:54 ` Aneesh Kumar K.V
2017-03-16 10:32 ` [PATCH V2 11/11] powerpc/mm: Move hash specific pte bits to be top bits of RPN Aneesh Kumar K.V
2017-03-16 22:34 ` Paul Mackerras
2017-03-17 3:37 ` Aneesh Kumar K.V
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1489660329-22501-1-git-send-email-aneesh.kumar@linux.vnet.ibm.com \
--to=aneesh.kumar@linux.vnet.ibm.com \
--cc=benh@kernel.crashing.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=mpe@ellerman.id.au \
--cc=paulus@samba.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).