From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,HTML_MESSAGE,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5DA15C4338F for ; Mon, 23 Aug 2021 23:12:52 +0000 (UTC) Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6905B613A7 for ; Mon, 23 Aug 2021 23:12:51 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 6905B613A7 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linux.ibm.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=lists.ozlabs.org Received: from boromir.ozlabs.org (localhost [IPv6:::1]) by lists.ozlabs.org (Postfix) with ESMTP id 4Gtp1Y6mDdz2yPM for ; Tue, 24 Aug 2021 09:12:49 +1000 (AEST) Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256 header.s=pp1 header.b=GhoJXtV1; dkim-atps=neutral Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=linux.ibm.com (client-ip=148.163.158.5; helo=mx0a-001b2d01.pphosted.com; envelope-from=ganeshgr@linux.ibm.com; receiver=) Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=ibm.com header.i=@ibm.com header.a=rsa-sha256 header.s=pp1 header.b=GhoJXtV1; dkim-atps=neutral Received: from mx0a-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4GthGr5lZZz2xYP for ; Tue, 24 Aug 2021 04:53:56 +1000 (AEST) Received: from pps.filterd (m0098414.ppops.net [127.0.0.1]) by mx0b-001b2d01.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id 17NIYPpM055175; Mon, 23 Aug 2021 14:53:47 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=subject : to : cc : references : from : message-id : date : mime-version : in-reply-to : content-type; s=pp1; bh=x+sM6L9lKi1NwenP9acWV1EaMmm4HAfMaJ/dx1sufko=; b=GhoJXtV1P+nObHWKLhRb1T0r7u3sqcPRFmIYiReiGLdono3Lq+rb/BHX4kFHRYXqGut3 HTOv22UX+E3k2noBvupD2eSXxTmnsupYW8n/tq1om8TQG3cRsGXmjAFoPSfMkzlg5UH4 wRxqquXR/zICSlTX3AYMU/lNPudLX/AjgVO292jewYIHznOpKRmN7qTJkAy/L96TDYBW xPiGpbeYEz5pTfT7Oxoqkgb8uCB0aGvYmITJU82k6yOr3/06LhjoUaZmZ1co7kaU76Ci jvrtpWKHLy25c7NnPUkMFwrXrNYl1WABdeX9oSi4kZFbUU5fXc0WWq/gQ7p4sNp0NzQn Ew== Received: from pps.reinject (localhost [127.0.0.1]) by mx0b-001b2d01.pphosted.com with ESMTP id 3amcjjhn50-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Aug 2021 14:53:47 -0400 Received: from m0098414.ppops.net (m0098414.ppops.net [127.0.0.1]) by pps.reinject (8.16.0.43/8.16.0.43) with SMTP id 17NIYura056185; Mon, 23 Aug 2021 14:53:47 -0400 Received: from ppma06fra.de.ibm.com (48.49.7a9f.ip4.static.sl-reverse.com [159.122.73.72]) by mx0b-001b2d01.pphosted.com with ESMTP id 3amcjjhn4m-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Aug 2021 14:53:47 -0400 Received: from pps.filterd (ppma06fra.de.ibm.com [127.0.0.1]) by ppma06fra.de.ibm.com (8.16.1.2/8.16.1.2) with SMTP id 17NIrYRb018279; Mon, 23 Aug 2021 18:53:45 GMT Received: from b06cxnps3074.portsmouth.uk.ibm.com (d06relay09.portsmouth.uk.ibm.com [9.149.109.194]) by ppma06fra.de.ibm.com with ESMTP id 3ajrrhu8ap-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 23 Aug 2021 18:53:45 +0000 Received: from d06av24.portsmouth.uk.ibm.com (d06av24.portsmouth.uk.ibm.com [9.149.105.60]) by b06cxnps3074.portsmouth.uk.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 17NIrhPu28574056 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 23 Aug 2021 18:53:43 GMT Received: from d06av24.portsmouth.uk.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 0A7AD42041; Mon, 23 Aug 2021 18:53:43 +0000 (GMT) Received: from d06av24.portsmouth.uk.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 2F0364204C; Mon, 23 Aug 2021 18:53:41 +0000 (GMT) Received: from li-c7b85bcc-2727-11b2-a85c-a9ba7f3a2193.ibm.com (unknown [9.199.46.131]) by d06av24.portsmouth.uk.ibm.com (Postfix) with ESMTP; Mon, 23 Aug 2021 18:53:40 +0000 (GMT) Subject: Re: [PATCH v2 1/3] powerpc/pseries: Parse control memory access error To: linuxppc-dev@lists.ozlabs.org, mpe@ellerman.id.au References: <20210805092025.272871-1-ganeshgr@linux.ibm.com> From: Ganesh Message-ID: <1e5a7f4b-ddf7-69f2-bbaf-913644175c3e@linux.ibm.com> Date: Tue, 24 Aug 2021 00:23:39 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.10.1 MIME-Version: 1.0 In-Reply-To: <20210805092025.272871-1-ganeshgr@linux.ibm.com> Content-Type: multipart/alternative; boundary="------------462BBB08512A27BD48916A3D" Content-Language: en-US X-TM-AS-GCONF: 00 X-Proofpoint-GUID: EzFFMjuATQZrJbZpIQO-mcD84XN8zhMc X-Proofpoint-ORIG-GUID: RY_qO7iSqFUOojLRZlFJWHUMn2DCYnsV X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.391, 18.0.790 definitions=2021-08-23_04:2021-08-23, 2021-08-23 signatures=0 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 mlxlogscore=999 malwarescore=0 phishscore=0 lowpriorityscore=0 adultscore=0 impostorscore=0 bulkscore=0 suspectscore=0 mlxscore=0 spamscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2107140000 definitions=main-2108230126 X-Mailman-Approved-At: Tue, 24 Aug 2021 09:12:09 +1000 X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mikey@neuling.org, mahesh@linux.ibm.com, npiggin@gmail.com Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" This is a multi-part message in MIME format. --------------462BBB08512A27BD48916A3D Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 7bit Hi mpe, Any comments on this patchset? On 8/5/21 2:50 PM, Ganesh Goudar wrote: > Add support to parse and log control memory access > error for pseries. > > Signed-off-by: Ganesh Goudar > --- > v2: No changes in this patch. > --- > arch/powerpc/platforms/pseries/ras.c | 21 +++++++++++++++++++++ > 1 file changed, 21 insertions(+) > > diff --git a/arch/powerpc/platforms/pseries/ras.c b/arch/powerpc/platforms/pseries/ras.c > index 167f2e1b8d39..608c35cad0c3 100644 > --- a/arch/powerpc/platforms/pseries/ras.c > +++ b/arch/powerpc/platforms/pseries/ras.c > @@ -80,6 +80,7 @@ struct pseries_mc_errorlog { > #define MC_ERROR_TYPE_TLB 0x04 > #define MC_ERROR_TYPE_D_CACHE 0x05 > #define MC_ERROR_TYPE_I_CACHE 0x07 > +#define MC_ERROR_TYPE_CTRL_MEM_ACCESS 0x08 > > /* RTAS pseries MCE error sub types */ > #define MC_ERROR_UE_INDETERMINATE 0 > @@ -103,6 +104,9 @@ struct pseries_mc_errorlog { > #define MC_ERROR_TLB_MULTIHIT 2 > #define MC_ERROR_TLB_INDETERMINATE 3 > > +#define MC_ERROR_CTRL_MEM_ACCESS_PTABLE_WALK 0 > +#define MC_ERROR_CTRL_MEM_ACCESS_OP_ACCESS 1 > + > static inline u8 rtas_mc_error_sub_type(const struct pseries_mc_errorlog *mlog) > { > switch (mlog->error_type) { > @@ -112,6 +116,8 @@ static inline u8 rtas_mc_error_sub_type(const struct pseries_mc_errorlog *mlog) > case MC_ERROR_TYPE_ERAT: > case MC_ERROR_TYPE_TLB: > return (mlog->sub_err_type & 0x03); > + case MC_ERROR_TYPE_CTRL_MEM_ACCESS: > + return (mlog->sub_err_type & 0x70) >> 4; > default: > return 0; > } > @@ -699,6 +705,21 @@ static int mce_handle_err_virtmode(struct pt_regs *regs, > case MC_ERROR_TYPE_I_CACHE: > mce_err.error_type = MCE_ERROR_TYPE_ICACHE; > break; > + case MC_ERROR_TYPE_CTRL_MEM_ACCESS: > + mce_err.error_type = MCE_ERROR_TYPE_RA; > + if (mce_log->sub_err_type & 0x80) > + eaddr = be64_to_cpu(mce_log->effective_address); > + switch (err_sub_type) { > + case MC_ERROR_CTRL_MEM_ACCESS_PTABLE_WALK: > + mce_err.u.ra_error_type = > + MCE_RA_ERROR_PAGE_TABLE_WALK_LOAD_STORE_FOREIGN; > + break; > + case MC_ERROR_CTRL_MEM_ACCESS_OP_ACCESS: > + mce_err.u.ra_error_type = > + MCE_RA_ERROR_LOAD_STORE_FOREIGN; > + break; > + } > + break; > case MC_ERROR_TYPE_UNKNOWN: > default: > mce_err.error_type = MCE_ERROR_TYPE_UNKNOWN; --------------462BBB08512A27BD48916A3D Content-Type: text/html; charset=utf-8 Content-Transfer-Encoding: 7bit
Hi mpe, Any comments on this patchset?
On 8/5/21 2:50 PM, Ganesh Goudar wrote:
Add support to parse and log control memory access
error for pseries.

Signed-off-by: Ganesh Goudar <ganeshgr@linux.ibm.com>
---
v2: No changes in this patch.
---
 arch/powerpc/platforms/pseries/ras.c | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/arch/powerpc/platforms/pseries/ras.c b/arch/powerpc/platforms/pseries/ras.c
index 167f2e1b8d39..608c35cad0c3 100644
--- a/arch/powerpc/platforms/pseries/ras.c
+++ b/arch/powerpc/platforms/pseries/ras.c
@@ -80,6 +80,7 @@ struct pseries_mc_errorlog {
 #define MC_ERROR_TYPE_TLB		0x04
 #define MC_ERROR_TYPE_D_CACHE		0x05
 #define MC_ERROR_TYPE_I_CACHE		0x07
+#define MC_ERROR_TYPE_CTRL_MEM_ACCESS	0x08
 
 /* RTAS pseries MCE error sub types */
 #define MC_ERROR_UE_INDETERMINATE		0
@@ -103,6 +104,9 @@ struct pseries_mc_errorlog {
 #define MC_ERROR_TLB_MULTIHIT		2
 #define MC_ERROR_TLB_INDETERMINATE	3
 
+#define MC_ERROR_CTRL_MEM_ACCESS_PTABLE_WALK	0
+#define MC_ERROR_CTRL_MEM_ACCESS_OP_ACCESS	1
+
 static inline u8 rtas_mc_error_sub_type(const struct pseries_mc_errorlog *mlog)
 {
 	switch (mlog->error_type) {
@@ -112,6 +116,8 @@ static inline u8 rtas_mc_error_sub_type(const struct pseries_mc_errorlog *mlog)
 	case	MC_ERROR_TYPE_ERAT:
 	case	MC_ERROR_TYPE_TLB:
 		return (mlog->sub_err_type & 0x03);
+	case	MC_ERROR_TYPE_CTRL_MEM_ACCESS:
+		return (mlog->sub_err_type & 0x70) >> 4;
 	default:
 		return 0;
 	}
@@ -699,6 +705,21 @@ static int mce_handle_err_virtmode(struct pt_regs *regs,
 	case MC_ERROR_TYPE_I_CACHE:
 		mce_err.error_type = MCE_ERROR_TYPE_ICACHE;
 		break;
+	case MC_ERROR_TYPE_CTRL_MEM_ACCESS:
+		mce_err.error_type = MCE_ERROR_TYPE_RA;
+		if (mce_log->sub_err_type & 0x80)
+			eaddr = be64_to_cpu(mce_log->effective_address);
+		switch (err_sub_type) {
+		case MC_ERROR_CTRL_MEM_ACCESS_PTABLE_WALK:
+			mce_err.u.ra_error_type =
+				MCE_RA_ERROR_PAGE_TABLE_WALK_LOAD_STORE_FOREIGN;
+			break;
+		case MC_ERROR_CTRL_MEM_ACCESS_OP_ACCESS:
+			mce_err.u.ra_error_type =
+				MCE_RA_ERROR_LOAD_STORE_FOREIGN;
+			break;
+		}
+		break;
 	case MC_ERROR_TYPE_UNKNOWN:
 	default:
 		mce_err.error_type = MCE_ERROR_TYPE_UNKNOWN;
--------------462BBB08512A27BD48916A3D--