From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Date: Thu, 21 Jul 2011 10:59:09 +1000 From: Tony Breeds To: Ayman Elkhashab Subject: Re: [v3 PATCH 1/1] powerpc/4xx: enable and fix pcie gen1/gen2 on the 460sx Message-ID: <20110721005909.GN20597@ozlabs.org> References: <1310603611-8960-2-git-send-email-ayman@elkhashab.com> <1311166949-2543-1-git-send-email-aymane@elkhashab.com> <1311166949-2543-2-git-send-email-aymane@elkhashab.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 In-Reply-To: <1311166949-2543-2-git-send-email-aymane@elkhashab.com> Cc: Ayman El-Khashab , Paul Mackerras , linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Wed, Jul 20, 2011 at 08:02:29AM -0500, Ayman Elkhashab wrote: > From: Ayman El-Khashab > > Adds a register to the config space for the 460sx. Changes the vc0 > detect to a pll detect. maps configuration space to test the link > status. changes the setup to enable gen2 devices to operate at gen2 > speeds. fixes mapping that was not correct for the 460sx. added > bit definitions for the OMRxMSKL registers. Removed reserved bit > that was set incorrectly in the OMR2MSKL register. FWIW Looks good to me. Yours Tony