* Re: [PATCH 01/12] powerpc: Disable HFSCR:TM if TM not supported
[not found] <20170320065053.6CB64112051@b01ledav004.gho.pok.ibm.com>
@ 2017-03-28 3:12 ` Sam Bobroff
0 siblings, 0 replies; 2+ messages in thread
From: Sam Bobroff @ 2017-03-28 3:12 UTC (permalink / raw)
To: Benjamin Herrenschmidt; +Cc: linuxppc-dev, kvm-ppc
On Mon, Mar 20, 2017 at 05:49:03PM +1100, Benjamin Herrenschmidt wrote:
> Otherwise KVM guests might mess with it even when told not
> to causing bad thing interrupts in the host
>
> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
I've tested this on a P8, with a kernel and QEMU close to their
respective current master branches, and if:
* the host is configured without CONFIG_PPC_TRANSACTIONAL_MEM,
* and the guest is configured with CONFIG_PPC_TRANSACTIONAL_MEM,
* and the guest runs a program that uses HTM (in my tests, just a loop
doing some floating point multiplies in a transaction)...
Without the patch the host will OOPS, usually in __kvmppc_vcore_entry,
and kill QEMU. On a busy host this is sometimes followed by "Oops: Bad
kernel stack pointer, sig: 6" and the host dies.
With the patch the userspace test program is killed with a SIGILL. The
guest and host are unaffected.
Cheers,
Sam.
> ---
> arch/powerpc/kernel/setup_64.c | 10 ++++++++++
> 1 file changed, 10 insertions(+)
>
> diff --git a/arch/powerpc/kernel/setup_64.c b/arch/powerpc/kernel/setup_64.c
> index 9cfaa8b..b372b23 100644
> --- a/arch/powerpc/kernel/setup_64.c
> +++ b/arch/powerpc/kernel/setup_64.c
> @@ -236,6 +236,16 @@ static void cpu_ready_for_interrupts(void)
> mtspr(SPRN_LPCR, lpcr | LPCR_AIL_3);
> }
>
> + /*
> + * Fixup HFSCR:TM based on CPU features. The bit is set by our
> + * early asm init because at that point we haven't updated our
> + * CPU features from firmware and device-tree. Here we have,
> + * so let's do it
> + */
> + if (early_cpu_has_feature(CPU_FTR_HVMODE) &&
> + !early_cpu_has_feature(CPU_FTR_TM_COMP))
> + mtspr(SPRN_HFSCR, mfspr(SPRN_HFSCR) & ~HFSCR_TM);
> +
> /* Set IR and DR in PACA MSR */
> get_paca()->kernel_msr = MSR_KERNEL;
> }
> --
> 2.9.3
^ permalink raw reply [flat|nested] 2+ messages in thread
* [PATCH 01/12] powerpc: Disable HFSCR:TM if TM not supported
@ 2017-03-20 6:49 Benjamin Herrenschmidt
0 siblings, 0 replies; 2+ messages in thread
From: Benjamin Herrenschmidt @ 2017-03-20 6:49 UTC (permalink / raw)
To: linuxppc-dev, kvm-ppc
Otherwise KVM guests might mess with it even when told not
to causing bad thing interrupts in the host
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
---
arch/powerpc/kernel/setup_64.c | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/arch/powerpc/kernel/setup_64.c b/arch/powerpc/kernel/setup_64.c
index 9cfaa8b..b372b23 100644
--- a/arch/powerpc/kernel/setup_64.c
+++ b/arch/powerpc/kernel/setup_64.c
@@ -236,6 +236,16 @@ static void cpu_ready_for_interrupts(void)
mtspr(SPRN_LPCR, lpcr | LPCR_AIL_3);
}
+ /*
+ * Fixup HFSCR:TM based on CPU features. The bit is set by our
+ * early asm init because at that point we haven't updated our
+ * CPU features from firmware and device-tree. Here we have,
+ * so let's do it
+ */
+ if (early_cpu_has_feature(CPU_FTR_HVMODE) &&
+ !early_cpu_has_feature(CPU_FTR_TM_COMP))
+ mtspr(SPRN_HFSCR, mfspr(SPRN_HFSCR) & ~HFSCR_TM);
+
/* Set IR and DR in PACA MSR */
get_paca()->kernel_msr = MSR_KERNEL;
}
--
2.9.3
^ permalink raw reply related [flat|nested] 2+ messages in thread
end of thread, other threads:[~2017-03-28 3:18 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <20170320065053.6CB64112051@b01ledav004.gho.pok.ibm.com>
2017-03-28 3:12 ` [PATCH 01/12] powerpc: Disable HFSCR:TM if TM not supported Sam Bobroff
2017-03-20 6:49 Benjamin Herrenschmidt
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).