From: Bao Xiaowei <xiaowei.bao@nxp.com>
To: <robh+dt@kernel.org>, <mark.rutland@arm.com>,
<catalin.marinas@arm.com>, <will.deacon@arm.com>,
<bhelgaas@google.com>, <shawnguo@kernel.org>,
<madalin.bucur@nxp.com>, <sumit.garg@nxp.com>,
<yangbo.lu@nxp.com>, <hongtao.jia@nxp.com>,
<Yuantian.Tang@nxp.com>, <leoyang.li@nxp.com>, <kishon@ti.com>,
<jingoohan1@gmail.com>, <pbrobinson@gmail.com>,
<songxiaowei@hisilicon.com>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <linux-pci@vger.kernel.org>,
<linuxppc-dev@lists.ozlabs.org>, <Zhiqiang.Hou@nxp.com>,
<mingkai.hu@nxp.com>, <Minghuan.Lian@nxp.com>
Cc: Bao Xiaowei <xiaowei.bao@nxp.com>
Subject: [PATCH 3/3] ARMv8: pcie: make the DWC EP driver support for layerscape
Date: Fri, 3 Nov 2017 17:31:15 +0800 [thread overview]
Message-ID: <20171103093115.14915-4-xiaowei.bao@nxp.com> (raw)
In-Reply-To: <20171103093115.14915-1-xiaowei.bao@nxp.com>
Layerscape pcie controllers support RC or EP mode, Add the EP mode
support in Kconfig, the driver will support both RC and EP mode, and
the driver is able to judge the pcie controllers work on RC or EP mode.
Signed-off-by: Bao Xiaowei <xiaowei.bao@nxp.com>
Acked-by: Minghuan Lian <minghuan.Lian@nxp.com>
---
v2:
- no change
drivers/pci/dwc/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/pci/dwc/Kconfig b/drivers/pci/dwc/Kconfig
index 22ec82fcdea2..b5f507795779 100644
--- a/drivers/pci/dwc/Kconfig
+++ b/drivers/pci/dwc/Kconfig
@@ -108,6 +108,7 @@ config PCI_LAYERSCAPE
depends on PCI_MSI_IRQ_DOMAIN
select MFD_SYSCON
select PCIE_DW_HOST
+ select PCIE_DW_EP
help
Say Y here if you want PCIe controller support on Layerscape SoCs.
--
2.14.1
next prev parent reply other threads:[~2017-11-03 9:50 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-11-03 9:31 [PATCH 0/3] dts: Add the property of IB and OB Bao Xiaowei
2017-11-03 9:31 ` [PATCH 1/3] ARMv8: dts: ls1046a: add " Bao Xiaowei
2017-11-03 9:31 ` [PATCH 2/3] ARMv8: layerscape: add the pcie ep function support Bao Xiaowei
2017-11-03 9:31 ` Bao Xiaowei [this message]
2017-11-03 17:06 ` [PATCH 0/3] dts: Add the property of IB and OB Leo Li
-- strict thread matches above, loose matches on Subject: below --
2017-10-24 8:30 Bao Xiaowei
2017-10-24 8:30 ` [PATCH 3/3] ARMv8: pcie: make the DWC EP driver support for layerscape Bao Xiaowei
2017-11-02 9:31 ` M.h. Lian
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171103093115.14915-4-xiaowei.bao@nxp.com \
--to=xiaowei.bao@nxp.com \
--cc=Minghuan.Lian@nxp.com \
--cc=Yuantian.Tang@nxp.com \
--cc=Zhiqiang.Hou@nxp.com \
--cc=bhelgaas@google.com \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=hongtao.jia@nxp.com \
--cc=jingoohan1@gmail.com \
--cc=kishon@ti.com \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=madalin.bucur@nxp.com \
--cc=mark.rutland@arm.com \
--cc=mingkai.hu@nxp.com \
--cc=pbrobinson@gmail.com \
--cc=robh+dt@kernel.org \
--cc=shawnguo@kernel.org \
--cc=songxiaowei@hisilicon.com \
--cc=sumit.garg@nxp.com \
--cc=will.deacon@arm.com \
--cc=yangbo.lu@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).