From: Nicholas Piggin <npiggin@gmail.com>
To: Mahesh Jagannath Salgaonkar <mahesh@linux.vnet.ibm.com>
Cc: linuxppc-dev@lists.ozlabs.org,
"Gautham R . Shenoy" <ego@linux.vnet.ibm.com>,
kvm-ppc@vger.kernel.org,
"Aneesh Kumar K.V" <aneesh.kumar@linux.vnet.ibm.com>,
Akshay Adiga <akshay.adiga@linux.vnet.ibm.com>
Subject: Re: [PATCH v2 1/2] powerpc/64s: move machine check SLB flushing to mm/slb.c
Date: Tue, 14 Aug 2018 00:41:36 +1000 [thread overview]
Message-ID: <20180814004136.6ad6b356@roar.ozlabs.ibm.com> (raw)
In-Reply-To: <a216c87b-99ac-3a64-1c92-9e90ac28c8b6@linux.vnet.ibm.com>
On Mon, 13 Aug 2018 09:57:33 +0530
Mahesh Jagannath Salgaonkar <mahesh@linux.vnet.ibm.com> wrote:
> On 08/10/2018 12:12 PM, Nicholas Piggin wrote:
> > The machine check code that flushes and restores bolted segments in
> > real mode belongs in mm/slb.c. This will also be used by pseries
> > machine check and idle code in future changes.
> >
> > Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
> >
> > Since v1:
> > - Restore the test for slb_shadow (mpe)
> > ---
> > arch/powerpc/include/asm/book3s/64/mmu-hash.h | 3 ++
> > arch/powerpc/kernel/mce_power.c | 26 +++++--------
> > arch/powerpc/mm/slb.c | 39 +++++++++++++++++++
> > 3 files changed, 51 insertions(+), 17 deletions(-)
> >
> > diff --git a/arch/powerpc/include/asm/book3s/64/mmu-hash.h b/arch/powerpc/include/asm/book3s/64/mmu-hash.h
> > index 2f74bdc805e0..d4e398185b3a 100644
> > --- a/arch/powerpc/include/asm/book3s/64/mmu-hash.h
> > +++ b/arch/powerpc/include/asm/book3s/64/mmu-hash.h
> > @@ -497,6 +497,9 @@ extern void hpte_init_native(void);
> >
> > extern void slb_initialize(void);
> > extern void slb_flush_and_rebolt(void);
> > +extern void slb_flush_all_realmode(void);
> > +extern void __slb_restore_bolted_realmode(void);
> > +extern void slb_restore_bolted_realmode(void);
> >
> > extern void slb_vmalloc_update(void);
> > extern void slb_set_size(u16 size);
> > diff --git a/arch/powerpc/kernel/mce_power.c b/arch/powerpc/kernel/mce_power.c
> > index d6756af6ec78..3497c8329c1d 100644
> > --- a/arch/powerpc/kernel/mce_power.c
> > +++ b/arch/powerpc/kernel/mce_power.c
> > @@ -62,11 +62,8 @@ static unsigned long addr_to_pfn(struct pt_regs *regs, unsigned long addr)
> > #ifdef CONFIG_PPC_BOOK3S_64
> > static void flush_and_reload_slb(void)
> > {
> > - struct slb_shadow *slb;
> > - unsigned long i, n;
> > -
> > /* Invalidate all SLBs */
> > - asm volatile("slbmte %0,%0; slbia" : : "r" (0));
> > + slb_flush_all_realmode();
> >
> > #ifdef CONFIG_KVM_BOOK3S_HANDLER
> > /*
> > @@ -76,22 +73,17 @@ static void flush_and_reload_slb(void)
> > if (get_paca()->kvm_hstate.in_guest)
> > return;
> > #endif
> > -
> > - /* For host kernel, reload the SLBs from shadow SLB buffer. */
> > - slb = get_slb_shadow();
> > - if (!slb)
> > + if (early_radix_enabled())
> > return;
>
> Would we ever get MCE for SLB errors when radix is enabled ?
Well I'm not 100% sure. I don't think the MMU should in radix mode,
but KVM will put guests into HPT mode and put entries into the SLB.
I'm not completely sure we would never get a MCE come through here.
>
> >
> > - n = min_t(u32, be32_to_cpu(slb->persistent), SLB_MIN_SIZE);
> > -
> > - /* Load up the SLB entries from shadow SLB */
> > - for (i = 0; i < n; i++) {
> > - unsigned long rb = be64_to_cpu(slb->save_area[i].esid);
> > - unsigned long rs = be64_to_cpu(slb->save_area[i].vsid);
> > + /*
> > + * This probably shouldn't happen, but it may be possible it's
> > + * called in early boot before SLB shadows are allocated.
> > + */
> > + if (!get_slb_shadow())
> > + return;
>
> Any reason you added above check here instead on mm/slb.c ? Should we
> move above check inside slb_restore_bolted_realmode() ? I guess mm/slb.c
> is right place for this check. This will also help pseries machine check
> to avoid calling this extra check explicitly.
I thought it was a corner case because the slb.c code should not
be called before it's initialised. I'd prefer these exceptional
machine check cases be tested in the MCE code. Anything else calling
flush_and_reload_slb so early would be a bad bug.
Thanks,
Nick
next prev parent reply other threads:[~2018-08-13 14:41 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-08-10 6:42 [PATCH v2 1/2] powerpc/64s: move machine check SLB flushing to mm/slb.c Nicholas Piggin
2018-08-10 6:42 ` [PATCH v2 2/2] powerpc/64s: reimplement book3s idle code in C Nicholas Piggin
2018-08-10 7:11 ` Nicholas Piggin
2018-08-13 4:27 ` [PATCH v2 1/2] powerpc/64s: move machine check SLB flushing to mm/slb.c Mahesh Jagannath Salgaonkar
2018-08-13 14:41 ` Nicholas Piggin [this message]
2018-08-13 11:23 ` [v2, " Michael Ellerman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180814004136.6ad6b356@roar.ozlabs.ibm.com \
--to=npiggin@gmail.com \
--cc=akshay.adiga@linux.vnet.ibm.com \
--cc=aneesh.kumar@linux.vnet.ibm.com \
--cc=ego@linux.vnet.ibm.com \
--cc=kvm-ppc@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=mahesh@linux.vnet.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).