From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.5 required=3.0 tests=DKIM_ADSP_CUSTOM_MED, DKIM_INVALID,DKIM_SIGNED,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7A985C4360F for ; Fri, 5 Apr 2019 12:15:57 +0000 (UTC) Received: from lists.ozlabs.org (lists.ozlabs.org [203.11.71.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id EAC4721871 for ; Fri, 5 Apr 2019 12:15:56 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="p+ttkZ2i" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org EAC4721871 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Received: from lists.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3]) by lists.ozlabs.org (Postfix) with ESMTP id 44bJgZ5bWNzDqSD for ; Fri, 5 Apr 2019 23:15:54 +1100 (AEDT) Authentication-Results: lists.ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=gmail.com (client-ip=2a00:1450:4864:20::342; helo=mail-wm1-x342.google.com; envelope-from=andradanciu1997@gmail.com; receiver=) Authentication-Results: lists.ozlabs.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="p+ttkZ2i"; dkim-atps=neutral Received: from mail-wm1-x342.google.com (mail-wm1-x342.google.com [IPv6:2a00:1450:4864:20::342]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 44bJ6z2lRgzDqQB for ; Fri, 5 Apr 2019 22:51:07 +1100 (AEDT) Received: by mail-wm1-x342.google.com with SMTP id y197so6887240wmd.0 for ; Fri, 05 Apr 2019 04:51:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=fGwHro2dMoRJktZIztlEg/HLmc2ioAxEn6YwGJJIAe4=; b=p+ttkZ2iTmUqeyAG8wRxS3F2vwmPs92k6+h4dDHEJgKv+5/nSMJTwlRqgLrcvQ7nip kez0X+xlBiiY2bfj4USqavJQBm7a0QMiFmqyBKhwzpE9u3qeTAM8FedVsq1uLDj6Foe3 W03EBqSrIv4bWPs/OMrWdNTLbowNjIlLjpkLV0J+WsN4jUjrmKMmk7/21zVf+pP83B5V hZVQlFvJj36zkFe8NBkfVcYwl60ZewFpjUL8Ue3ff/Oy7QLS/N+C5SRWpui5b1E+LZob 9nVVuEW+x8dWnqhK4VT+aZcidtj2D1KLwDsPwbJ16iRlexh6kesEt7P+btLNQcpK+mcX CYcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=fGwHro2dMoRJktZIztlEg/HLmc2ioAxEn6YwGJJIAe4=; b=lr2OzLfewNgG0PwTjIJG5dsH14e3mTp7kFb6n+IKsDJWPK4mRwyXvyGRRmV/bIachL aZJ+6UTN4yys8RrM0RWwGE3QxrqmfMaJOyvrF1xXOmCxzgB5NuIbqrhUiF+ubsvLjHCw FQcRBHClbVIv+WWufAdSRBq1EeG/GMV6b/nDNlS3tsloK8G3drAxpNR2EW6r0Tj4rzHP zyKrU49/5RZgjl9JTlsmliUtuUUyb9j/8jLjYQ9n5+uC3a2wwswlbTH4sd1NtaGYNo7t UOH7CXoWPuE3NLVLI/Xj0C+Ew0uNV4DDMTSCESlYrjy7E6jUa9JMsWugS5VQu7tjJafi nRnQ== X-Gm-Message-State: APjAAAV7ocy3qirKThMoCKsp5lL1Oycso4S2Rq0oyol0GRNwMoqLP0Xl GjxaWgMQ2zDrYrcEmGlN+Nk= X-Google-Smtp-Source: APXvYqwTxQoV8/3pyKFUCoyJyb4EkBUy1Ykw1fAOP2b69z1oMyiShjZDTglykHyUZBnKxSX0YkMpDA== X-Received: by 2002:a1c:4105:: with SMTP id o5mr7202571wma.35.1554465064815; Fri, 05 Apr 2019 04:51:04 -0700 (PDT) Received: from localhost.localdomain ([178.138.34.252]) by smtp.gmail.com with ESMTPSA id s203sm2881479wmf.14.2019.04.05.04.51.02 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 05 Apr 2019 04:51:04 -0700 (PDT) From: Andra Danciu To: timur@kernel.org, nicoleotsuka@gmail.com, Xiubo.Lee@gmail.com, festevam@gmail.com, lgirdwood@gmail.com, broonie@kernel.org, perex@perex.cz, tiwai@suse.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, linux-imx@nxp.com, alsa-devel@alsa-project.org, linuxppc-dev@lists.ozlabs.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 10/20] ASoC: imx-ssi: Switch to SPDX identifier Date: Fri, 5 Apr 2019 14:50:00 +0300 Message-Id: <20190405115010.28838-11-andradanciu1997@gmail.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20190405115010.28838-1-andradanciu1997@gmail.com> References: <20190405115010.28838-1-andradanciu1997@gmail.com> X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andra Danciu , daniel.baluta@nxp.com Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" Adopt the SPDX license identifier headers to ease license compliance management. Signed-off-by: Andra Danciu --- sound/soc/fsl/imx-ssi.c | 57 ++++++++++++++++++++++--------------------------- sound/soc/fsl/imx-ssi.h | 6 +----- 2 files changed, 26 insertions(+), 37 deletions(-) diff --git a/sound/soc/fsl/imx-ssi.c b/sound/soc/fsl/imx-ssi.c index 06790615e04e..9038b61317be 100644 --- a/sound/soc/fsl/imx-ssi.c +++ b/sound/soc/fsl/imx-ssi.c @@ -1,35 +1,28 @@ -/* - * imx-ssi.c -- ALSA Soc Audio Layer - * - * Copyright 2009 Sascha Hauer - * - * This code is based on code copyrighted by Freescale, - * Liam Girdwood, Javier Martin and probably others. - * - * This program is free software; you can redistribute it and/or modify it - * under the terms of the GNU General Public License as published by the - * Free Software Foundation; either version 2 of the License, or (at your - * option) any later version. - * - * - * The i.MX SSI core has some nasty limitations in AC97 mode. While most - * sane processor vendors have a FIFO per AC97 slot, the i.MX has only - * one FIFO which combines all valid receive slots. We cannot even select - * which slots we want to receive. The WM9712 with which this driver - * was developed with always sends GPIO status data in slot 12 which - * we receive in our (PCM-) data stream. The only chance we have is to - * manually skip this data in the FIQ handler. With sampling rates different - * from 48000Hz not every frame has valid receive data, so the ratio - * between pcm data and GPIO status data changes. Our FIQ handler is not - * able to handle this, hence this driver only works with 48000Hz sampling - * rate. - * Reading and writing AC97 registers is another challenge. The core - * provides us status bits when the read register is updated with *another* - * value. When we read the same register two times (and the register still - * contains the same value) these status bits are not set. We work - * around this by not polling these bits but only wait a fixed delay. - * - */ +// SPDX-License-Identifier: GPL-2.0+ +// +// imx-ssi.c -- ALSA Soc Audio Layer +// +// Copyright 2009 Sascha Hauer +// +// This code is based on code copyrighted by Freescale, +// Liam Girdwood, Javier Martin and probably others. +// +// The i.MX SSI core has some nasty limitations in AC97 mode. While most +// sane processor vendors have a FIFO per AC97 slot, the i.MX has only +// one FIFO which combines all valid receive slots. We cannot even select +// which slots we want to receive. The WM9712 with which this driver +// was developed with always sends GPIO status data in slot 12 which +// we receive in our (PCM-) data stream. The only chance we have is to +// manually skip this data in the FIQ handler. With sampling rates different +// from 48000Hz not every frame has valid receive data, so the ratio +// between pcm data and GPIO status data changes. Our FIQ handler is not +// able to handle this, hence this driver only works with 48000Hz sampling +// rate. +// Reading and writing AC97 registers is another challenge. The core +// provides us status bits when the read register is updated with *another* +// value. When we read the same register two times (and the register still +// contains the same value) these status bits are not set. We work +// around this by not polling these bits but only wait a fixed delay. #include #include diff --git a/sound/soc/fsl/imx-ssi.h b/sound/soc/fsl/imx-ssi.h index be6562365b6a..19cd0937e740 100644 --- a/sound/soc/fsl/imx-ssi.h +++ b/sound/soc/fsl/imx-ssi.h @@ -1,8 +1,4 @@ -/* - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License version 2 as - * published by the Free Software Foundation. - */ +/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _IMX_SSI_H #define _IMX_SSI_H -- 2.11.0