From: Greg Kurz <groug@kaod.org>
To: Ram Pai <linuxram@us.ibm.com>
Cc: aik@ozlabs.ru, andmike@linux.ibm.com, kvm-ppc@vger.kernel.org,
"Cédric Le Goater" <clg@fr.ibm.com>,
sukadev@linux.vnet.ibm.com, linuxppc-dev@lists.ozlabs.org,
bauerman@linux.ibm.com,
"David Gibson" <david@gibson.dropbear.id.au>
Subject: Re: [RFC PATCH v1] powerpc/prom_init: disable XIVE in Secure VM.
Date: Tue, 3 Mar 2020 18:45:20 +0100 [thread overview]
Message-ID: <20200303184520.632be270@bahia.home> (raw)
In-Reply-To: <20200303170205.GA5416@oc0525413822.ibm.com>
On Tue, 3 Mar 2020 09:02:05 -0800
Ram Pai <linuxram@us.ibm.com> wrote:
> On Tue, Mar 03, 2020 at 07:50:08AM +0100, Cédric Le Goater wrote:
> > On 3/3/20 12:32 AM, David Gibson wrote:
> > > On Fri, Feb 28, 2020 at 11:54:04PM -0800, Ram Pai wrote:
> > >> XIVE is not correctly enabled for Secure VM in the KVM Hypervisor yet.
> > >>
> > >> Hence Secure VM, must always default to XICS interrupt controller.
> > >>
> > >> If XIVE is requested through kernel command line option "xive=on",
> > >> override and turn it off.
> > >>
> > >> If XIVE is the only supported platform interrupt controller; specified
> > >> through qemu option "ic-mode=xive", simply abort. Otherwise default to
> > >> XICS.
> > >
> > > Uh... the discussion thread here seems to have gotten oddly off
> > > track.
> >
> > There seem to be multiple issues. It is difficult to have a clear status.
> >
> > > So, to try to clean up some misunderstandings on both sides:
> > >
> > > 1) The guest is the main thing that knows that it will be in secure
> > > mode, so it's reasonable for it to conditionally use XIVE based
> > > on that
> >
> > FW support is required AFAIUI.
> > > 2) The mechanism by which we do it here isn't quite right. Here the
> > > guest is checking itself that the host only allows XIVE, but we
> > > can't do XIVE and is panic()ing. Instead, in the SVM case we
> > > should force support->xive to false, and send that in the CAS
> > > request to the host. We expect the host to just terminate
> > > us because of the mismatch, but this will interact better with
> > > host side options setting policy for panic states and the like.
> > > Essentially an SVM kernel should behave like an old kernel with
> > > no XIVE support at all, at least w.r.t. the CAS irq mode flags.
> >
> > Yes. XIVE shouldn't be requested by the guest.
>
> Ok.
>
> > This is the last option
> > I proposed but I thought there was some negotiation with the hypervisor
> > which is not the case.
> >
> > > 3) Although there are means by which the hypervisor can kind of know
> > > a guest is in secure mode, there's not really an "svm=on" option
> > > on the host side. For the most part secure mode is based on
> > > discussion directly between the guest and the ultravisor with
> > > almost no hypervisor intervention.
> >
> > Is there a negotiation with the ultravisor ?
>
> The VM has no negotiation with the ultravisor w.r.t CAS.
>
> >
> > > 4) I'm guessing the problem with XIVE in SVM mode is that XIVE needs
> > > to write to event queues in guest memory, which would have to be
> > > explicitly shared for secure mode. That's true whether it's KVM
> > > or qemu accessing the guest memory, so kernel_irqchip=on/off is
> > > entirely irrelevant.
> >
> > This problem should be already fixed.
> > The XIVE event queues are shared
>
> Yes i have a patch for the guest kernel that shares the event
> queue page with the hypervisor. This is done using the
> UV_SHARE_PAGE ultracall. This patch is not sent out to any any mailing
> lists yet.
Why ?
> However the patch by itself does not solve the xive problem
> for secure VM.
>
This patch would allow at least to answer Cedric's question about
kernel_irqchip=off, since this looks like the only thing needed
to make it work.
> > and the remaining problem with XIVE is the KVM page fault handler
> > populating the TIMA and ESB pages. Ultravisor doesn't seem to support
> > this feature and this breaks interrupt management in the guest.
>
> Yes. This is the bigger issue that needs to be fixed. When the secure guest
> accesses the page associated with the xive memslot, a page fault is
> generated, which the ultravisor reflects to the hypervisor. Hypervisor
> seems to be mapping Hardware-page to that GPA. Unforatunately it is not
> informing the ultravisor of that map. I am trying to understand the
> root cause. But since I am not sure what more issues I might run into
> after chasing down that issue, I figured its better to disable xive
> support in SVM in the interim.
>
> **** BTW: I figured, I dont need this intermin patch to disable xive for
> secure VM. Just doing "svm=on xive=off" on the kernel command line is
> sufficient for now. *****
>
No it is not. If the hypervisor doesn't propose XIVE (ie. ic-mode=xive
on the QEMU command line), the kernel simply ignores "xive=off".
>
> >
> > But, kernel_irqchip=off should work out of the box. It seems it doesn't.
> > Something to investigate.
>
> Dont know why.
>
> Does this option, disable the chip from interrupting the
> guest directly; instead mediates the interrupt through the hypervisor?
>
> >
> > >
> > > 5) All the above said, having to use XICS is pretty crappy. You
> > > should really get working on XIVE support for secure VMs.
> >
> > Yes.
>
> and yes too.
>
>
> Summary: I am dropping this patch for now.
>
> >
> > Thanks,
> >
> > C.
>
next prev parent reply other threads:[~2020-03-03 23:43 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-29 7:54 [RFC PATCH v1] powerpc/prom_init: disable XIVE in Secure VM Ram Pai
2020-02-29 8:27 ` Cédric Le Goater
2020-02-29 22:51 ` Ram Pai
2020-03-02 7:34 ` Cédric Le Goater
2020-03-02 20:54 ` Greg Kurz
2020-03-02 23:32 ` David Gibson
2020-03-03 6:50 ` Cédric Le Goater
2020-03-03 17:02 ` Ram Pai
2020-03-03 17:45 ` Greg Kurz [this message]
2020-03-03 18:56 ` Ram Pai
2020-03-04 10:59 ` Greg Kurz
2020-03-04 15:13 ` Ram Pai
2020-03-04 15:37 ` Ram Pai
2020-03-04 15:56 ` Cédric Le Goater
2020-03-04 23:55 ` David Gibson
2020-03-05 7:15 ` Cédric Le Goater
2020-03-05 15:15 ` Ram Pai
2020-03-05 15:36 ` Cédric Le Goater
2020-03-03 19:18 ` [EXTERNAL] " Cédric Le Goater
2020-03-04 8:34 ` Greg Kurz
2020-03-03 19:08 ` Cédric Le Goater
2020-03-03 20:29 ` Ram Pai
2020-03-05 11:41 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200303184520.632be270@bahia.home \
--to=groug@kaod.org \
--cc=aik@ozlabs.ru \
--cc=andmike@linux.ibm.com \
--cc=bauerman@linux.ibm.com \
--cc=clg@fr.ibm.com \
--cc=david@gibson.dropbear.id.au \
--cc=kvm-ppc@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=linuxram@us.ibm.com \
--cc=sukadev@linux.vnet.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).