linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
From: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
To: mpe@ellerman.id.au
Cc: kjain@linux.ibm.com, maddy@linux.vnet.ibm.com,
	linuxppc-dev@lists.ozlabs.org, disgoel@linux.vnet.ibm.com,
	rnsastry@linux.ibm.com
Subject: [PATCH V2 01/35] selftest/powerpc/pmu: Add mask/shift bits for extracting threshold compare field
Date: Fri, 20 May 2022 14:47:17 +0530	[thread overview]
Message-ID: <20220520091751.17000-2-atrajeev@linux.vnet.ibm.com> (raw)
In-Reply-To: <20220520091751.17000-1-atrajeev@linux.vnet.ibm.com>

From: Kajol Jain <kjain@linux.ibm.com>

In power10, threshold compare field is not part of the raw
event code and provided via event attribute config1.
Hence add the mask and shift bits based on event attribute
config1, to extract the threshold compare value for power10

Also add a new function called get_thresh_cmp_val to compute
and return the threshold compare field for a given platform,
since incase of power10, threshold compare value provided
is decimal.

Signed-off-by: Kajol Jain<kjain@linux.ibm.com>
---
 .../powerpc/pmu/sampling_tests/misc.c         | 44 +++++++++++++++++++
 .../powerpc/pmu/sampling_tests/misc.h         |  1 +
 2 files changed, 45 insertions(+)

diff --git a/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.c b/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.c
index c01a31d5f4ee..b984d1e162ac 100644
--- a/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.c
+++ b/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.c
@@ -60,6 +60,8 @@ static void init_ev_encodes(void)
 
 	switch (pvr) {
 	case POWER10:
+		ev_mask_thd_cmp = 0x3ffff;
+		ev_shift_thd_cmp = 0;
 		ev_mask_rsq = 1;
 		ev_shift_rsq = 9;
 		ev_mask_comb = 3;
@@ -410,3 +412,45 @@ u64 get_reg_value(u64 *intr_regs, char *register_name)
 
 	return *(intr_regs + register_bit_position);
 }
+
+int get_thresh_cmp_val(struct event event)
+{
+	int exp = 0;
+	u64 result = 0;
+	u64 value;
+
+	if (!have_hwcap2(PPC_FEATURE2_ARCH_3_1))
+		return EV_CODE_EXTRACT(event.attr.config, thd_cmp);
+
+	value = EV_CODE_EXTRACT(event.attr.config1, thd_cmp);
+
+	if (!value)
+		return value;
+
+	/*
+	 * Incase of P10, thresh_cmp value is not part of raw event code
+	 * and provided via attr.config1 parameter. To program threshold in MMCRA,
+	 * take a 18 bit number N and shift right 2 places and increment
+	 * the exponent E by 1 until the upper 10 bits of N are zero.
+	 * Write E to the threshold exponent and write the lower 8 bits of N
+	 * to the threshold mantissa.
+	 * The max threshold that can be written is 261120.
+	 */
+	if (value > 261120)
+		value = 261120;
+	while ((64 - __builtin_clzl(value)) > 8) {
+		exp++;
+		value >>= 2;
+	}
+
+	/*
+	 * Note that it is invalid to write a mantissa with the
+	 * upper 2 bits of mantissa being zero, unless the
+	 * exponent is also zero.
+	 */
+	if (!(value & 0xC0) && exp)
+		result = -1;
+	else
+		result = (exp << 8) | value;
+	return result;
+}
diff --git a/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.h b/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.h
index 7675f3177725..078120883fde 100644
--- a/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.h
+++ b/tools/testing/selftests/powerpc/pmu/sampling_tests/misc.h
@@ -52,6 +52,7 @@ void *__event_read_samples(void *sample_buff, size_t *size, u64 *sample_count);
 int collect_samples(void *sample_buff);
 u64 *get_intr_regs(struct event *event, void *sample_buff);
 u64 get_reg_value(u64 *intr_regs, char *register_name);
+int get_thresh_cmp_val(struct event event);
 
 static inline int get_mmcr0_fc56(u64 mmcr0, int pmc)
 {
-- 
2.35.1


  reply	other threads:[~2022-05-20  9:19 UTC|newest]

Thread overview: 36+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-05-20  9:17 [PATCH V2 00/35] Add group constraints and event code test as part of selftest Athira Rajeev
2022-05-20  9:17 ` Athira Rajeev [this message]
2022-05-20  9:17 ` [PATCH V2 02/35] testing/selftests/powerpc: Add support to fetch "platform" and "base platform" from auxv to detect platform Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 03/35] selftest/powerpc/pmu: Add interface test for mmcra_thresh_cmp fields Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 04/35] selftest/powerpc/pmu: Add support for branch sampling in get_intr_regs function Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 05/35] selftest/powerpc/pmu: Add interface test for mmcra_ifm field of indirect call type Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 06/35] selftest/powerpc/pmu: Add interface test for mmcra_ifm field for any branch type Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 07/35] selftest/powerpc/pmu: Add interface test for mmcra_ifm field for conditional " Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 08/35] selftest/powerpc/pmu: Add interface test for bhrb disable field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 09/35] selftest/powerpc/pmu: Refactor the platform check and add macros to find array size/PVR Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 10/35] selftest/powerpc/pmu: Add selftest to check branch stack enablement will not crash on any platforms Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 11/35] selftest/powerpc/pmu: Add selftest to check PERF_SAMPLE_REGS_INTR option " Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 12/35] selftest/powerpc/pmu: Add selftest for checking valid and invalid bhrb filter maps Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 13/35] selftest/powerpc/pmu: Add selftest for mmcr1 pmcxsel/unit/cache fields Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 14/35] selftest/powerpc/pmu: Add interface test for bhrb disable field for non-branch samples Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 15/35] selftest/powerpc/pmu: Add support for perf event code tests Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 16/35] selftest/powerpc/pmu: Add selftest for group constraint check for PMC5 and PMC6 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 17/35] selftest/powerpc/pmu: Add selftest to check PMC5/6 is excluded from some constraint checks Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 18/35] selftest/powerpc/pmu: Add selftest to check constraint for number of counters in use Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 19/35] selftest/powerpc/pmu: Add selftest for group constraint check when using same PMC Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 20/35] selftest/powerpc/pmu: Add selftest for group constraint check for radix_scope_qual field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 21/35] selftest/powerpc/pmu: Add selftest for group constraint for MMCRA Sampling Mode field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 22/35] selftest/powerpc/pmu: Add selftest for group constraint check MMCRA sample bits Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 23/35] selftest/powerpc/pmu: Add selftest for checking invalid bits in event code Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 24/35] selftest/powerpc/pmu: Add selftest for reserved bit check for MMCRA thresh_ctl field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 25/35] selftest/powerpc/pmu: Add selftest for blacklist events check in power9 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 26/35] selftest/powerpc/pmu: Add selftest for event alternatives for power9 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 27/35] selftest/powerpc/pmu: Add selftest for event alternatives for power10 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 28/35] selftest/powerpc/pmu: Add selftest for PERF_TYPE_HARDWARE events valid check Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 29/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCR0 l2l3_sel bits Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 30/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCR1 cache bits Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 31/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCRA thresh_cmp field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 32/35] selftest/powerpc/pmu: Add selftest for group constraint for unit and pmc field in p9 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 33/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCRA thresh_ctl field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 34/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCRA thresh_sel field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 35/35] selftest/powerpc/pmu: Add test for hardware cache events Athira Rajeev

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220520091751.17000-2-atrajeev@linux.vnet.ibm.com \
    --to=atrajeev@linux.vnet.ibm.com \
    --cc=disgoel@linux.vnet.ibm.com \
    --cc=kjain@linux.ibm.com \
    --cc=linuxppc-dev@lists.ozlabs.org \
    --cc=maddy@linux.vnet.ibm.com \
    --cc=mpe@ellerman.id.au \
    --cc=rnsastry@linux.ibm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).