linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
From: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
To: mpe@ellerman.id.au
Cc: kjain@linux.ibm.com, maddy@linux.vnet.ibm.com,
	linuxppc-dev@lists.ozlabs.org, disgoel@linux.vnet.ibm.com,
	rnsastry@linux.ibm.com
Subject: [PATCH V2 29/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCR0 l2l3_sel bits
Date: Fri, 20 May 2022 14:47:45 +0530	[thread overview]
Message-ID: <20220520091751.17000-30-atrajeev@linux.vnet.ibm.com> (raw)
In-Reply-To: <20220520091751.17000-1-atrajeev@linux.vnet.ibm.com>

From: Kajol Jain <kjain@linux.ibm.com>

In power10, L2L3 select bits in the event code is used to
program l2l3_sel field in Monitor Mode Control Register 0
(MMCR0: 56-60). When scheduling events as a group,
all events in that group should match value in these bits.
Otherwise event open for the sibling events will fail.

Testcase uses event code "0x010000046080" as leader and another events
"0x26880" and "0x010000026880" as sibling events, and checks for
l2l3_sel constraints via perf interface for ISA v3.1 platform.

Signed-off-by: Kajol Jain <kjain@linux.ibm.com>
---
 .../powerpc/pmu/event_code_tests/Makefile     |  3 +-
 .../group_constraint_l2l3_sel_test.c          | 64 +++++++++++++++++++
 2 files changed, 66 insertions(+), 1 deletion(-)
 create mode 100644 tools/testing/selftests/powerpc/pmu/event_code_tests/group_constraint_l2l3_sel_test.c

diff --git a/tools/testing/selftests/powerpc/pmu/event_code_tests/Makefile b/tools/testing/selftests/powerpc/pmu/event_code_tests/Makefile
index 0d56f1ef530f..58e1a7a2ed4e 100644
--- a/tools/testing/selftests/powerpc/pmu/event_code_tests/Makefile
+++ b/tools/testing/selftests/powerpc/pmu/event_code_tests/Makefile
@@ -4,7 +4,8 @@ CFLAGS += -m64
 TEST_GEN_PROGS := group_constraint_pmc56_test group_pmc56_exclude_constraints_test group_constraint_pmc_count_test \
 	group_constraint_repeat_test group_constraint_radix_scope_qual_test reserved_bits_mmcra_sample_elig_mode_test \
 	group_constraint_mmcra_sample_test invalid_event_code_test reserved_bits_mmcra_thresh_ctl_test \
-	blacklisted_events_test event_alternatives_tests_p9 event_alternatives_tests_p10 generic_events_valid_test
+	blacklisted_events_test event_alternatives_tests_p9 event_alternatives_tests_p10 generic_events_valid_test \
+	group_constraint_l2l3_sel_test
 
 top_srcdir = ../../../../../..
 include ../../../lib.mk
diff --git a/tools/testing/selftests/powerpc/pmu/event_code_tests/group_constraint_l2l3_sel_test.c b/tools/testing/selftests/powerpc/pmu/event_code_tests/group_constraint_l2l3_sel_test.c
new file mode 100644
index 000000000000..85a636886069
--- /dev/null
+++ b/tools/testing/selftests/powerpc/pmu/event_code_tests/group_constraint_l2l3_sel_test.c
@@ -0,0 +1,64 @@
+// SPDX-License-Identifier: GPL-2.0-only
+/*
+ * Copyright 2022, Kajol Jain, IBM Corp.
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+
+#include "../event.h"
+#include "utils.h"
+#include "../sampling_tests/misc.h"
+
+/* All successful D-side store dispatches for this thread */
+#define EventCode_1 0x010000046080
+/* All successful D-side store dispatches for this thread that were L2 Miss */
+#define EventCode_2 0x26880
+/* All successful D-side store dispatches for this thread that were L2 Miss */
+#define EventCode_3 0x010000026880
+
+/*
+ * Testcase for group constraint check of l2l3_sel bits which is
+ * used to program l2l3 select field in Monitor Mode Control Register 0
+ * (MMCR0: 56-60).
+ * All events in the group should match l2l3_sel bits otherwise
+ * event_open for the group should fail.
+ */
+static int group_constraint_l2l3_sel(void)
+{
+	struct event event, leader;
+
+	/*
+	 * Check for platform support for the test.
+	 * This test is only aplicable on power10
+	 */
+	SKIP_IF(platform_check_for_tests());
+	SKIP_IF(!have_hwcap2(PPC_FEATURE2_ARCH_3_1));
+
+	/* Init the events for the group contraint check for l2l3_sel bits */
+	event_init(&leader, EventCode_1);
+	FAIL_IF(event_open(&leader));
+
+	event_init(&event, EventCode_2);
+
+	/* Expected to fail as sibling event doesn't request same l2l3_sel bits as leader */
+	FAIL_IF(!event_open_with_group(&event, leader.fd));
+
+	event_close(&event);
+
+	/* Init the event for the group contraint l2l3_sel test */
+	event_init(&event, EventCode_3);
+
+	/* Expected to succeed as sibling event request same l2l3_sel bits as leader */
+	FAIL_IF(event_open_with_group(&event, leader.fd));
+
+	event_close(&leader);
+	event_close(&event);
+
+	return 0;
+}
+
+int main(void)
+{
+	return test_harness(group_constraint_l2l3_sel, "group_constraint_l2l3_sel");
+}
-- 
2.35.1


  parent reply	other threads:[~2022-05-20  9:38 UTC|newest]

Thread overview: 36+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-05-20  9:17 [PATCH V2 00/35] Add group constraints and event code test as part of selftest Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 01/35] selftest/powerpc/pmu: Add mask/shift bits for extracting threshold compare field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 02/35] testing/selftests/powerpc: Add support to fetch "platform" and "base platform" from auxv to detect platform Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 03/35] selftest/powerpc/pmu: Add interface test for mmcra_thresh_cmp fields Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 04/35] selftest/powerpc/pmu: Add support for branch sampling in get_intr_regs function Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 05/35] selftest/powerpc/pmu: Add interface test for mmcra_ifm field of indirect call type Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 06/35] selftest/powerpc/pmu: Add interface test for mmcra_ifm field for any branch type Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 07/35] selftest/powerpc/pmu: Add interface test for mmcra_ifm field for conditional " Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 08/35] selftest/powerpc/pmu: Add interface test for bhrb disable field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 09/35] selftest/powerpc/pmu: Refactor the platform check and add macros to find array size/PVR Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 10/35] selftest/powerpc/pmu: Add selftest to check branch stack enablement will not crash on any platforms Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 11/35] selftest/powerpc/pmu: Add selftest to check PERF_SAMPLE_REGS_INTR option " Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 12/35] selftest/powerpc/pmu: Add selftest for checking valid and invalid bhrb filter maps Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 13/35] selftest/powerpc/pmu: Add selftest for mmcr1 pmcxsel/unit/cache fields Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 14/35] selftest/powerpc/pmu: Add interface test for bhrb disable field for non-branch samples Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 15/35] selftest/powerpc/pmu: Add support for perf event code tests Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 16/35] selftest/powerpc/pmu: Add selftest for group constraint check for PMC5 and PMC6 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 17/35] selftest/powerpc/pmu: Add selftest to check PMC5/6 is excluded from some constraint checks Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 18/35] selftest/powerpc/pmu: Add selftest to check constraint for number of counters in use Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 19/35] selftest/powerpc/pmu: Add selftest for group constraint check when using same PMC Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 20/35] selftest/powerpc/pmu: Add selftest for group constraint check for radix_scope_qual field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 21/35] selftest/powerpc/pmu: Add selftest for group constraint for MMCRA Sampling Mode field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 22/35] selftest/powerpc/pmu: Add selftest for group constraint check MMCRA sample bits Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 23/35] selftest/powerpc/pmu: Add selftest for checking invalid bits in event code Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 24/35] selftest/powerpc/pmu: Add selftest for reserved bit check for MMCRA thresh_ctl field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 25/35] selftest/powerpc/pmu: Add selftest for blacklist events check in power9 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 26/35] selftest/powerpc/pmu: Add selftest for event alternatives for power9 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 27/35] selftest/powerpc/pmu: Add selftest for event alternatives for power10 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 28/35] selftest/powerpc/pmu: Add selftest for PERF_TYPE_HARDWARE events valid check Athira Rajeev
2022-05-20  9:17 ` Athira Rajeev [this message]
2022-05-20  9:17 ` [PATCH V2 30/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCR1 cache bits Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 31/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCRA thresh_cmp field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 32/35] selftest/powerpc/pmu: Add selftest for group constraint for unit and pmc field in p9 Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 33/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCRA thresh_ctl field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 34/35] selftest/powerpc/pmu: Add selftest for group constraint check for MMCRA thresh_sel field Athira Rajeev
2022-05-20  9:17 ` [PATCH V2 35/35] selftest/powerpc/pmu: Add test for hardware cache events Athira Rajeev

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220520091751.17000-30-atrajeev@linux.vnet.ibm.com \
    --to=atrajeev@linux.vnet.ibm.com \
    --cc=disgoel@linux.vnet.ibm.com \
    --cc=kjain@linux.ibm.com \
    --cc=linuxppc-dev@lists.ozlabs.org \
    --cc=maddy@linux.vnet.ibm.com \
    --cc=mpe@ellerman.id.au \
    --cc=rnsastry@linux.ibm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).