linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
* SMC2
@ 2000-06-07 12:34 Grant Carter
  2000-06-07 17:05 ` SMC2 Dan Malek
  0 siblings, 1 reply; 8+ messages in thread
From: Grant Carter @ 2000-06-07 12:34 UTC (permalink / raw)
  To: linuxppc-embedded


Hi

I have been looking at uart.c in the kernel and have come across
something that I cannot figure out. Perhaps I am just being stupid.
Perhaps someone can set me straight please.

The following code is taken fron uart.c and is used to set up either
both SMC2 and SMC1 pins or, in the #else, just set up SMC1's pins.

#if USE_SMC2
        cp->cp_pbpar |= 0x00000cc0;
        cp->cp_pbdir &= ~0x00000cc0;
        cp->cp_pbodr &= ~0x00000cc0;
#else
        /* This will only enable SMC1 if you want SMC2 for something
else.
        */
        cp->cp_pbpar |= 0x000000c0;
        cp->cp_pbdir &= ~0x000000c0;
        cp->cp_pbodr &= ~0x000000c0;
#endif

When I look at my manuals, I see no reference made to the bits 20 and 21
in pbpar, pbdir or pbodr. How does setting those bits enable the SMC2
pins? Those are located in Port A (PA8 and PA9)

I guess my point is why are the Port B registers being modified for SMC2
pins which are found in Port A?

Many thanks
Grant

--
Grant Carter                              gcarter@eng.uct.ac.za
Department of Electrical Engineering      University of Cape Town
Tel: +27 (0)21 650-3467                   Fax: +27 (0)21 650-3465
                     "Coffee not found - operator halted!"

** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/

^ permalink raw reply	[flat|nested] 8+ messages in thread
* RE: SMC2
@ 2000-06-07 14:19 Wohlgemuth, Jason
  2000-06-07 14:55 ` SMC2 Grant Carter
  0 siblings, 1 reply; 8+ messages in thread
From: Wohlgemuth, Jason @ 2000-06-07 14:19 UTC (permalink / raw)
  To: 'Grant Carter', 'linuxppc-embedded'


Grant,

Look in your PowerQuicc 860 User's Manual on page 34-9,

Their is a table which show the proper pbpar,pbdir setting to enable smc2 (I
think).  I don't know how to explain the pbodr setting right off the top of
my head.  But it is in pages close to this one.

Hope that helps,
Jason

-----Original Message-----
From: owner-linuxppc-embedded@lists.linuxppc.org
[mailto:owner-linuxppc-embedded@lists.linuxppc.org]On Behalf Of Grant
Carter
Sent: Wednesday, June 07, 2000 8:35 AM
To: linuxppc-embedded
Subject: SMC2

I have been looking at uart.c in the kernel and have come across
something that I cannot figure out. Perhaps I am just being stupid.
Perhaps someone can set me straight please.

The following code is taken fron uart.c and is used to set up either
both SMC2 and SMC1 pins or, in the #else, just set up SMC1's pins.

#if USE_SMC2
        cp->cp_pbpar |= 0x00000cc0;
        cp->cp_pbdir &= ~0x00000cc0;
        cp->cp_pbodr &= ~0x00000cc0;
#else
        /* This will only enable SMC1 if you want SMC2 for something
else.
        */
        cp->cp_pbpar |= 0x000000c0;
        cp->cp_pbdir &= ~0x000000c0;
        cp->cp_pbodr &= ~0x000000c0;
#endif

When I look at my manuals, I see no reference made to the bits 20 and 21
in pbpar, pbdir or pbodr. How does setting those bits enable the SMC2
pins? Those are located in Port A (PA8 and PA9)

I guess my point is why are the Port B registers being modified for SMC2
pins which are found in Port A?

** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/

^ permalink raw reply	[flat|nested] 8+ messages in thread
* RE: SMC2
@ 2000-06-07 17:40 Brown, David (dbrown03)
  0 siblings, 0 replies; 8+ messages in thread
From: Brown, David (dbrown03) @ 2000-06-07 17:40 UTC (permalink / raw)
  To: linuxppc-embedded


Bright Star's ipEngine, using an 823, has SMC1 and SMC2 also.
When used with their pKernel, both serial ports are available.
When used with Linux, only SMC1 is available.
I noticed it, and thought it might be easy to fix, but
that's not important to me, since I only use the ipEngine for prototyping.
--
Dave Brown <dbrown03@harris.com>
Principal Engineer, Software
Harris Corporation RFCD

> -----Original Message-----
> From: Dan Malek [mailto:dan@netx4.com]
> Sent: Wednesday, June 07, 2000 1:05 PM
> To: Grant Carter
> Cc: linuxppc-embedded
> Subject: Re: SMC2
>
>
>
> Grant Carter wrote:
>
> > When I look at my manuals, I see no reference made to the
> bits 20 and 21
> > in pbpar, pbdir or pbodr. How does setting those bits
> enable the SMC2
> > pins? Those are located in Port A (PA8 and PA9)
> >
> > I guess my point is why are the Port B registers being
> modified for SMC2
> > pins which are found in Port A?
>
> Oh oh......are you using an 823 or 850?  Sorry about this, you will
> have to change the code.  Someday, I have to finish up a better UART
> driver.  You are the first person I know that is trying to use this
> as a UART.  SMC2 is the first thing to disappear when using the parts
> for other data communication protocols or interfaces, so custom
> software tends to assign these for other purposes.  I seldom
> see anything
> but SMC1 used for a UART, so making the driver better hasn't been
> high on the list......
>
>
> 	-- Dan
>

** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/

^ permalink raw reply	[flat|nested] 8+ messages in thread

end of thread, other threads:[~2000-06-07 20:40 UTC | newest]

Thread overview: 8+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2000-06-07 12:34 SMC2 Grant Carter
2000-06-07 17:05 ` SMC2 Dan Malek
2000-06-07 20:26   ` SMC2 Wolfgang Denk
2000-06-07 20:40     ` SMC2 Dan Malek
  -- strict thread matches above, loose matches on Subject: below --
2000-06-07 14:19 SMC2 Wohlgemuth, Jason
2000-06-07 14:55 ` SMC2 Grant Carter
2000-06-07 17:09   ` SMC2 Dan Malek
2000-06-07 17:40 SMC2 Brown, David (dbrown03)

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).