* Local sdram in 8260 board
@ 2000-07-13 9:08 zzh
2000-07-13 16:05 ` Dan Malek
0 siblings, 1 reply; 3+ messages in thread
From: zzh @ 2000-07-13 9:08 UTC (permalink / raw)
To: linuxppc-embedded
[-- Warning: decoded text below may be mangled, UTF-8 assumed --]
[-- Attachment #1: Type: text/plain, Size: 633 bytes --]
Hi,I try to make 60x sdram and the local sdram a continuous
20M ram area to accommodate a 8M ramdisk in the motorola 8260 ads board.When it load the initrd,it will get machine check exception
at address 0x1000004 which is in the local sdram.When i disable the
cache ,it will work. Does local sdram noncacheble?How should i
fix it?
davidzhang
7/13/2000
_____________________________________________
һ·ÉÏÓÐÄ㣬¿àÒ»µãÒ²Ô¸Ò⣡
--ΪÄãϲ°®ÓëÖ§³ÖµÄ263Ê×¶¼ÔÚÏߣ¨http://www.263.net£©Í¶Ò»Æ±£¡
ÎÒҪͶƱ£¡£¨http://fsurvey.cnnic.net.cn/survey/index.html£©
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: Local sdram in 8260 board
2000-07-13 9:08 Local sdram in 8260 board zzh
@ 2000-07-13 16:05 ` Dan Malek
2000-07-13 17:07 ` Andrew W. Reynolds
0 siblings, 1 reply; 3+ messages in thread
From: Dan Malek @ 2000-07-13 16:05 UTC (permalink / raw)
To: zzh; +Cc: linuxppc-embedded
zzh wrote:
> ...it will get machine check exception
> at address 0x1000004 which is in the local sdram.When i disable the
> cache ,it will work.
It sounds like something is wrong with your memory controller
configuration. The cache enable/disable also affect the type of
bus cycles that are used to access memory.
-- Dan
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: Local sdram in 8260 board
2000-07-13 16:05 ` Dan Malek
@ 2000-07-13 17:07 ` Andrew W. Reynolds
0 siblings, 0 replies; 3+ messages in thread
From: Andrew W. Reynolds @ 2000-07-13 17:07 UTC (permalink / raw)
To: Dan Malek; +Cc: zzh, linuxppc-embedded
This could be the setup of the SDRAM control word. When the cache is enabled it
begins bursting data from the SDRAM. When the SDRAM control word is not set to
burst 32 bytes it will cause the memory exception.
Dan Malek wrote:
> zzh wrote:
>
> > ...it will get machine check exception
> > at address 0x1000004 which is in the local sdram.When i disable the
> > cache ,it will work.
>
> It sounds like something is wrong with your memory controller
> configuration. The cache enable/disable also affect the type of
> bus cycles that are used to access memory.
>
> -- Dan
>
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2000-07-13 17:07 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2000-07-13 9:08 Local sdram in 8260 board zzh
2000-07-13 16:05 ` Dan Malek
2000-07-13 17:07 ` Andrew W. Reynolds
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).