Re: runtime check of cacheline size.

[Dan Malek <dan@mvista.com>]

Magnus Damm wrote:

> Wouldn't it be nice with a glibc that works for all of us?

I think the MVista glibc distribution is headed that way, and
the patches are in the pipeline to the maintainers.  There is
more than just cache line size that is processor dependent, and
all of these things have to be taken into consideration.

I know people are working on it, and are testing a variety of
implementations.

We also have to be careful about the 'dcbz' instruction.  For
some reason, the behavior of this instruction changes depending
upon the silicon revision of the MPC8xx parts.  This behavior is
more than just the way it may zero a cache line, and recently has
been trouble for the TLB handler (the 'morvek' as we now affectionately
call it :-).  Sometimes it faults, sometimes not, sometimes alignment
faults, and you may not get the proper VA when recovering the
information from the registers.  It is consistent for a particular
part, but not across the parts.  For MPC8xx, I have removed the
use of this instruction from the kernel, and we may want to consider
doing that in the library as well.  To complicate the exception
handlers (the 'morvek') to accomodate all of these different
conditions doesn't seem appropriate, and we may not be able to
catch all conditions.



	-- Dan

** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/