* mpc8250 pci registers
@ 2003-03-27 9:16 Wojciech Kromer
2003-03-27 10:10 ` Wolfgang Grandegger
0 siblings, 1 reply; 2+ messages in thread
From: Wojciech Kromer @ 2003-03-27 9:16 UTC (permalink / raw)
To: Linuxppc-Embedded (E-mail)
anyone has expirience with 8250 PCI interface
i'm trying to read something from pci i/o space, but mpc8250 always
generates 'memory_read' operation on pci bus (i expect io_read to read
registers on my piix device)
here are my pci registers settings:
GPCR=00000000
PCIGCR=01000000 PCIMSK0=c0000000 PCIBR0=80000001
PCIMSK1=c0000000 PCIBR1=80000001 ACR=03
ALRH=30126745
PICMR0=00800fa0 PITAR0=00000000 PIBAR0=00000b00
PICMR1=f0ff0fc0 PITAR1=00000000 PIBAR1=00000800
POCMR0=f0ff0fc0 POTAR0=00000000 POBAR0=00000b00
POCMR1=f0ff0fa0 POTAR1=00000000 POBAR1=00000800
anyone knows what's wrong?
--
* * * * * * * * * * * *
* per pedes ad astra! *
* * * * * * * * * * * * mailto:krom@dgt-lab.com.pl
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: mpc8250 pci registers
2003-03-27 9:16 mpc8250 pci registers Wojciech Kromer
@ 2003-03-27 10:10 ` Wolfgang Grandegger
0 siblings, 0 replies; 2+ messages in thread
From: Wolfgang Grandegger @ 2003-03-27 10:10 UTC (permalink / raw)
To: Wojciech Kromer; +Cc: Linuxppc-Embedded (E-mail)
On 03/27/2003 10:16 AM Wojciech Kromer wrote:
> anyone has expirience with 8250 PCI interface
> i'm trying to read something from pci i/o space, but mpc8250 always
> generates 'memory_read' operation on pci bus (i expect io_read to read
> registers on my piix device)
>
> here are my pci registers settings:
>
> GPCR=00000000
> PCIGCR=01000000 PCIMSK0=c0000000 PCIBR0=80000001
> PCIMSK1=c0000000 PCIBR1=80000001 ACR=03
> ALRH=30126745
> PICMR0=00800fa0 PITAR0=00000000 PIBAR0=00000b00
> PICMR1=f0ff0fc0 PITAR1=00000000 PIBAR1=00000800
> POCMR0=f0ff0fc0 POTAR0=00000000 POBAR0=00000b00
> POCMR1=f0ff0fa0 POTAR1=00000000 POBAR1=00000800
>
> anyone knows what's wrong?
Check include/asm-ppc/io.h. Normally the macro _IO_BASE points to the
mapped PCI I/O space. It can then be accessed with inb/outb call for
compatiility with the x86.
Hope it helps,
Wolfgang.
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2003-03-27 10:10 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2003-03-27 9:16 mpc8250 pci registers Wojciech Kromer
2003-03-27 10:10 ` Wolfgang Grandegger
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).