From: Tamas Bara <tba@mixed-mode.de>
To: linuxppc-embedded@lists.linuxppc.org
Subject: PCI on TQM8265
Date: Wed, 05 Nov 2003 10:45:01 +0100 [thread overview]
Message-ID: <3FA8C69D.8040408@mixed-mode.de> (raw)
Hi,
I have a TQM8265 kit with Linux 2.4.4 on it and an
Intel Gigabit Ethernet controller connected to the
PCI bus.
The controller is working, but it does freeze Linux
on high network load.
I have found out that in the 60x Bus Transfer Error
Status and Control Register 1 (TESCR1), the PCI
Machine Check bit is always set.
The description in the user manual is very short:
Set when a core machine check is asserted from the
PCI bridge.
I would like to know what causes this bit to be set.
Thanks
- tamas
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
reply other threads:[~2003-11-05 9:45 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3FA8C69D.8040408@mixed-mode.de \
--to=tba@mixed-mode.de \
--cc=linuxppc-embedded@lists.linuxppc.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).