linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
* 405 Critical Interrupts
@ 2003-11-26 16:28 Felix Domke
  2003-11-26 20:48 ` Matt Porter
  0 siblings, 1 reply; 3+ messages in thread
From: Felix Domke @ 2003-11-26 16:28 UTC (permalink / raw)
  To: linuxppc-embedded


Hi,

i need to have a low-latency interrupt on a 405-based chip with linux 2.4.

Did anybody yet worked on this?

I thought about routing the CriticalInterrupt pretty much the same way
as the HardwareInterrupt, but with disabling MSR_CE. MSR_CE would be
enabled then even in (normal) interrupts, we probably have to add a
__crit_cli and __save_and_crit_cli as someone already suggested.

Does CRIT_EXCEPTION work? Is do_IRQ reentrant? Should i use the same
interrupt processing as a normal hardware interrupt, with the exception
that only "critical"-flagged interrupts are processed?

Any suggestions?

The background: the IBM-STB045xx's capture port, which we use for
IR-decoding, doesn't have any buffering, so when a time-consuming
interrupt is processed (PIO network, maybe PIO ide), we miss IR cycles.

Felix


** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2003-11-27  2:12 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2003-11-26 16:28 405 Critical Interrupts Felix Domke
2003-11-26 20:48 ` Matt Porter
2003-11-27  2:12   ` Takeharu KATO

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).