Add mv64x60 GPP IO pin/IRQ register definitions

Signed-off-by: James Chapman <jchapman@katalix.com>
Signed-off-by: Mark A. Greer <mgreer@mvista.com>