From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from imap.sh.mvista.com (unknown [63.81.120.155]) by ozlabs.org (Postfix) with ESMTP id 62A10DE136 for ; Wed, 2 Apr 2008 00:05:03 +1100 (EST) Message-ID: <47F232D2.9040200@ru.mvista.com> Date: Tue, 01 Apr 2008 17:04:18 +0400 From: Sergei Shtylyov MIME-Version: 1.0 To: Laurent Pinchart Subject: Re: [PATCHv2] powerpc: Describe memory-mapped RAM&ROM chips OF bindings References: <200803311839.10519.laurentp@cse-semaphore.com> <200804011047.42971.laurentp@cse-semaphore.com> <200804011439.04905.laurentp@cse-semaphore.com> In-Reply-To: <200804011439.04905.laurentp@cse-semaphore.com> Content-Type: text/plain; charset=us-ascii; format=flowed Cc: linuxppc-dev@ozlabs.org, MTD mailing list , Trent Piepho List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Laurent Pinchart wrote: >>>On Monday 31 March 2008 19:06, Sergei Shtylyov wrote: >>>>> p) Freescale Synchronous Serial Interface >>>>>- q) USB EHCI controllers >>>>>+ q) USB EHCI controllers >>>>>+ r) Memory-mapped RAM & ROM >>>> Memory-mapped RA/RO Memory again? Should better drop this. :-) >>>You're quite picky, aren't you ? :-) >>>I suppose "Memory-mapped RA & RO" won't be accepted, so what about "Auxiliary >>>RAM & ROM" ? >>Direct-mapped? > Fine with me. Sergei ? I agree. The only thing that somewhat worries me it that it will have no "compatible" prop... WBR, Sergei