From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from az33egw02.freescale.net (az33egw02.freescale.net [192.88.158.103]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "az33egw02.freescale.net", Issuer "Thawte Premium Server CA" (verified OK)) by ozlabs.org (Postfix) with ESMTPS id 8FB98B7B66 for ; Fri, 13 Nov 2009 06:45:34 +1100 (EST) Received: from az33smr01.freescale.net (az33smr01.freescale.net [10.64.34.199]) by az33egw02.freescale.net (8.14.3/az33egw02) with ESMTP id nACJjUvG021962 for ; Thu, 12 Nov 2009 12:45:30 -0700 (MST) Received: from az33exm25.fsl.freescale.net (az33exm25.am.freescale.net [10.64.32.16]) by az33smr01.freescale.net (8.13.1/8.13.0) with ESMTP id nACJmsgB027673 for ; Thu, 12 Nov 2009 13:48:54 -0600 (CST) Message-ID: <4AFC65F7.4050600@freescale.com> Date: Thu, 12 Nov 2009 13:45:59 -0600 From: Scott Wood MIME-Version: 1.0 To: Joakim Tjernlund Subject: Re: [PATCH 0/8] 8xx: Misc fixes for buggy insn References: <4AF99695.800@freescale.com> <4AF99B00.6080504@freescale.com> <4AF9CC99.1030500@freescale.com> <4AF9DCE0.4030805@freescale.com> <4AF9E2E2.7030100@freescale.com> <4AF9F56E.9080104@freescale.com> <20091111152653.GA688@loki.buserror.net> In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Cc: "linuxppc-dev@ozlabs.org" , Rex Feany List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Joakim Tjernlund wrote: > Scott Wood wrote on 11/11/2009 16:26:53: >> On Wed, Nov 11, 2009 at 01:06:10AM +0100, Joakim Tjernlund wrote: >>> Scott Wood wrote on 11/11/2009 00:21:18: >>>> Where would you put the dcbi? How do you regain control after that >>>> cache line has been refilled, but before code flows back to the bad branch? >>> The dcbi would replace the current CPU15 tlbie. >> But that only works if you take an ITLB miss at the right time. > > Yeah, I misread the CPU15 errata so my ideas will not work. > > Anyhow, will you send a patch that make TLB pinning mandatory? > After that my series can go in. One other concern with pinning on 8xx -- could it cause problems with uncached DMA mappings? What happens if a speculative load pulls in a cache line in an area that's supposed to be uncached? -Scott