From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from edu-smtp-01.edutel.nl (edu-smtp-01.edutel.nl [88.159.1.175]) by ozlabs.org (Postfix) with ESMTP id C4545B70CE for ; Mon, 16 Aug 2010 22:22:25 +1000 (EST) Message-ID: <4C692B42.9050407@neli.hopto.org> Date: Mon, 16 Aug 2010 14:12:50 +0200 From: Micha Nelissen MIME-Version: 1.0 To: Alexandre Bounine Subject: Re: [PATCH 2/9] RapidIO, powerpc/85xx: modify RIO port-write interrupt handler References: <1281712686-31308-1-git-send-email-alexandre.bounine@idt.com> <1281712686-31308-3-git-send-email-alexandre.bounine@idt.com> In-Reply-To: <1281712686-31308-3-git-send-email-alexandre.bounine@idt.com> Content-Type: text/plain; charset=ISO-8859-1; format=flowed Cc: linuxppc-dev@ozlabs.org, akpm@linux-foundation.org, linux-kernel@vger.kernel.org List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Alexandre Bounine wrote: > - Rearranged RIO port-write interrupt handling to perform message buffering > as soon as possible. I don't understand this comment: you still schedule work to read the port-write queue; so how is this message buffering performed as soon as possible? > - Modified to disable port-write controller when clearing Transaction Error (TE) > bit. > /* Schedule deferred processing if PW was received */ > - if (ipwsr & RIO_IPWSR_QFI) { > + if ((ipwmr & RIO_IPWMR_QFIE) && (ipwsr & RIO_IPWSR_QFI)) { Why check the QFIE bit also? > +pw_done: > + if (epwisr & 0x80000000) { Magic value. Micha