From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from el-out-1112.google.com (el-out-1112.google.com [209.85.162.182]) by ozlabs.org (Postfix) with ESMTP id 21148DDF91 for ; Thu, 13 Dec 2007 03:10:53 +1100 (EST) Received: by el-out-1112.google.com with SMTP id m34so54564ele.9 for ; Wed, 12 Dec 2007 08:10:44 -0800 (PST) Message-ID: <4f8c3030712120810x2f26ba13ldecc94d089a65c5d@mail.gmail.com> Date: Thu, 13 Dec 2007 00:10:40 +0800 From: "ramkumarj Ramkumar" To: linuxppc-embedded@ozlabs.org Subject: Kernel 2.6.23 on ML-403 hangs with uncompression on bootup MIME-Version: 1.0 Content-Type: multipart/mixed; boundary="----=_Part_31015_26884045.1197475840736" List-Id: Linux on Embedded PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , ------=_Part_31015_26884045.1197475840736 Content-Type: multipart/alternative; boundary="----=_Part_31016_2141032.1197475840736" ------=_Part_31016_2141032.1197475840736 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Content-Disposition: inline Hi All, I m using Linux 2.6.23-rc2 from Grant's git with gcc 4.1.0 on ML-403. When I load the zImage from the XMD, I only get the messages printed from the arch/ppc/boot and soon after the kernel is decompressed the console appears frozen. So I assume the console is ok with image loader but on linux kernel, it doesnt seem working. I edited the code in arch/ppc/boot/simple so as to forcefully refer the right embed_config() function. Following is the console logs, loaded at: 00400000 004D71A0 board data at: 004D5124 004D51A0 relocated to: 00404048 004040C4 zimage at: 00404F11 004D4DFC avail ram: 004D8000 02000000 Linux/PPC load: console=ttyS0,9600 Uncompressing Linux...done. Now booting the kernel com_port is 40401003 id mach(): done MMU:enter MMU:hw init MMU:mapin MMU:setio MMU:exit When I dumped the __log_buffer, I only find the linux_banner being displayed, the others remain zero. Periodically I stopped the ppc to find the PC using XMD. Eachtime I stopped it was different either with address 0xCxxx_xxxx or 0x0xxx_xxxx. So I suspect this could be a console problem as kernel appears running. It would be helpful if someone could let me know, whether anything more needs to be done to bring the console. In xparameters_ml403.h the PLB speed is 100000000 and I havent edited any other file. Also, I have configured the command line parameters to kernel as CONFIG_CMDLINE="console=ttyS0,9600". Whether there are any conflicts between the compiler being used and linux version despite the changes to correctly refer the embed_config(). Also, please let me know whether printk keeps dumping on __log_buffer even after the console is initialized and are there anyway to keep printk dumping to __log_buffer irrespective of the console being initialzed or not. Any suggestions and ideas would be very helpful. Thanks and Regards, Ram PS: Attached is config file and below is xparameters file xparameters_ml403.h ------------------------------------------------------ /* Definitions for driver UARTNS550 */ #define XPAR_XUARTNS550_NUM_INSTANCES 1 #define XPAR_XUARTNS550_CLOCK_HZ 100000000 /* Definitions for peripheral RS232_UART */ #define XPAR_RS232_UART_BASEADDR 0x40400000 #define XPAR_RS232_UART_HIGHADDR 0x4040FFFF #define XPAR_RS232_UART_DEVICE_ID 0 /******************************************************************/ /* Definitions for driver IIC */ #define XPAR_XIIC_NUM_INSTANCES 1 /* Definitions for peripheral IIC_EEPROM */ #define XPAR_IIC_EEPROM_BASEADDR 0x40800000 #define XPAR_IIC_EEPROM_HIGHADDR 0x4080FFFF #define XPAR_IIC_EEPROM_DEVICE_ID 0 #define XPAR_IIC_EEPROM_TEN_BIT_ADR 0 #define XPAR_IIC_EEPROM_GPO_WIDTH 1 /******************************************************************/ #define XPAR_XSYSACE_MEM_WIDTH 16 /* Definitions for driver SYSACE */ #define XPAR_XSYSACE_NUM_INSTANCES 1 /* Definitions for peripheral SYSACE_COMPACTFLASH */ #define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x41800000 #define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x4180FFFF #define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0 #define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 16 /******************************************************************/ /* Definitions for peripheral SRAM_256KX32 */ #define XPAR_SRAM_256KX32_NUM_BANKS_MEM 1 /******************************************************************/ /* Definitions for peripheral SRAM_256KX32 */ #define XPAR_SRAM_256KX32_MEM0_BASEADDR 0x40500000 #define XPAR_SRAM_256KX32_MEM0_HIGHADDR 0x405FFFFF /******************************************************************/ #define XPAR_INTC_MAX_NUM_INTR_INPUTS 4 #define XPAR_XINTC_HAS_IPR 1 #define XPAR_XINTC_USE_DCR 0 /* Definitions for driver INTC */ #define XPAR_XINTC_NUM_INSTANCES 1 /* Definitions for peripheral OPB_INTC_0 */ #define XPAR_OPB_INTC_0_BASEADDR 0x41200000 #define XPAR_OPB_INTC_0_HIGHADDR 0x4120FFFF #define XPAR_OPB_INTC_0_DEVICE_ID 0 #define XPAR_OPB_INTC_0_KIND_OF_INTR 0x00000000 /******************************************************************/ #define XPAR_INTC_SINGLE_BASEADDR 0x41200000 #define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF #define XPAR_INTC_SINGLE_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID #define XPAR_ETHERNET_MAC_IP2INTC_IRPT_MASK 0X000001 #define XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR 0 #define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000002 #define XPAR_OPB_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 1 #define XPAR_IIC_EEPROM_IP2INTC_IRPT_MASK 0X000004 #define XPAR_OPB_INTC_0_IIC_EEPROM_IP2INTC_IRPT_INTR 2 #define XPAR_RS232_UART_IP2INTC_IRPT_MASK 0X000008 #define XPAR_OPB_INTC_0_RS232_UART_IP2INTC_IRPT_INTR 3 /******************************************************************/ /* Definitions for driver DDR */ #define XPAR_XDDR_NUM_INSTANCES 1 /* Definitions for peripheral DDR_SDRAM_64MX32 */ #define XPAR_DDR_SDRAM_64MX32_ECC_BASEADDR 0xFFFFFFFF #define XPAR_DDR_SDRAM_64MX32_ECC_HIGHADDR 0x00000000 #define XPAR_DDR_SDRAM_64MX32_DEVICE_ID 0 #define XPAR_DDR_SDRAM_64MX32_INCLUDE_ECC_INTR 0 /******************************************************************/ /* Definitions for peripheral DDR_SDRAM_64MX32 */ #define XPAR_DDR_SDRAM_64MX32_MEM0_BASEADDR 0x00000000 #define XPAR_DDR_SDRAM_64MX32_MEM0_HIGHADDR 0x03FFFFFF /******************************************************************/ /* Definitions for driver EMAC */ #define XPAR_XEMAC_NUM_INSTANCES 1 /* Definitions for peripheral ETHERNET_MAC */ #define XPAR_ETHERNET_MAC_BASEADDR 0x80400000 #define XPAR_ETHERNET_MAC_HIGHADDR 0x8040FFFF #define XPAR_ETHERNET_MAC_DEVICE_ID 0 #define XPAR_ETHERNET_MAC_ERR_COUNT_EXIST 1 #define XPAR_ETHERNET_MAC_DMA_PRESENT 1 #define XPAR_ETHERNET_MAC_MII_EXIST 1 /* Edited by Ramkumar. Dont know whether this will be working. */ #define XPAR_ETHERNET_MAC_CAM_EXIST 0 #define XPAR_ETHERNET_MAC_JUMBO_EXIST 0 #define XPAR_ETHERNET_MAC_TX_DRE_TYPE 0 #define XPAR_ETHERNET_MAC_RX_DRE_TYPE 0 #define XPAR_ETHERNET_MAC_TX_INCLUDE_CSUM 0 #define XPAR_ETHERNET_MAC_RX_INCLUDE_CSUM 0 /******************************************************************/ /* Definitions for peripheral PLB_BRAM_IF_CNTLR_1 */ #define XPAR_PLB_BRAM_IF_CNTLR_1_BASEADDR 0xffff0000 #define XPAR_PLB_BRAM_IF_CNTLR_1_HIGHADDR 0xffffffff /******************************************************************/ #define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 100000000 /******************************************************************/ #define XPAR_CPU_ID 0 #define XPAR_PPC405_VIRTEX4_ID 0 #define XPAR_PPC405_VIRTEX4_CORE_CLOCK_FREQ_HZ 100000000 #define XPAR_PPC405_VIRTEX4_IDCR_BASEADDR 0x00000100 #define XPAR_PPC405_VIRTEX4_IDCR_HIGHADDR 0x0000010F #define XPAR_PPC405_VIRTEX4_DISABLE_OPERAND_FORWARDING 1 #define XPAR_PPC405_VIRTEX4_MMU_ENABLE 1 #define XPAR_PPC405_VIRTEX4_DETERMINISTIC_MULT 0 #define XPAR_PPC405_VIRTEX4_PLBSYNCBYPASS 1 #define XPAR_PPC405_VIRTEX4_APU_CONTROL 0b1101111000000000 #define XPAR_PPC405_VIRTEX4_APU_UDI_1 0b101000011000100110000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_2 0b101000111000100110000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_3 0b101001011000100111000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_4 0b101001111000100111000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_5 0b101010011000110000000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_6 0b101010111000110000000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_7 0b101011011000110001000011 #define XPAR_PPC405_VIRTEX4_APU_UDI_8 0b101011111000110001000011 #define XPAR_PPC405_VIRTEX4_PVR_HIGH 0b0000 #define XPAR_PPC405_VIRTEX4_PVR_LOW 0b0000 #define XPAR_PPC405_VIRTEX4_HW_VER "1.01.a" /******************************************************************/ /******************************************************************/ /* Linux Redefines */ /******************************************************************/ #define XPAR_UARTNS550_0_BASEADDR (XPAR_RS232_UART_BASEADDR+0x1000) #define XPAR_UARTNS550_0_HIGHADDR XPAR_RS232_UART_HIGHADDR #define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_XUARTNS550_CLOCK_HZ #define XPAR_UARTNS550_0_DEVICE_ID XPAR_RS232_UART_DEVICE_ID /******************************************************************/ #define XPAR_IIC_0_BASEADDR XPAR_IIC_EEPROM_BASEADDR #define XPAR_IIC_0_HIGHADDR XPAR_IIC_EEPROM_HIGHADDR #define XPAR_IIC_0_TEN_BIT_ADR XPAR_IIC_EEPROM_TEN_BIT_ADR #define XPAR_IIC_0_DEVICE_ID XPAR_IIC_EEPROM_DEVICE_ID /******************************************************************/ #define XPAR_SYSACE_0_BASEADDR XPAR_SYSACE_COMPACTFLASH_BASEADDR #define XPAR_SYSACE_0_HIGHADDR XPAR_SYSACE_COMPACTFLASH_HIGHADDR #define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID /******************************************************************/ #define XPAR_EMAC_0_BASEADDR XPAR_ETHERNET_MAC_BASEADDR #define XPAR_EMAC_0_HIGHADDR XPAR_ETHERNET_MAC_HIGHADDR #define XPAR_EMAC_0_DMA_PRESENT XPAR_ETHERNET_MAC_DMA_PRESENT #define XPAR_EMAC_0_MII_EXIST XPAR_ETHERNET_MAC_MII_EXIST #define XPAR_EMAC_0_ERR_COUNT_EXIST XPAR_ETHERNET_MAC_ERR_COUNT_EXIST #define XPAR_EMAC_0_CAM_EXIST XPAR_ETHERNET_MAC_CAM_EXIST #define XPAR_EMAC_0_JUMBO_EXIST XPAR_ETHERNET_MAC_JUMBO_EXIST #define XPAR_EMAC_0_TX_DRE_TYPE XPAR_ETHERNET_MAC_TX_DRE_TYPE #define XPAR_EMAC_0_RX_DRE_TYPE XPAR_ETHERNET_MAC_RX_DRE_TYPE #define XPAR_EMAC_0_TX_INCLUDE_CSUM XPAR_ETHERNET_MAC_TX_INCLUDE_CSUM #define XPAR_EMAC_0_RX_INCLUDE_CSUM XPAR_ETHERNET_MAC_RX_INCLUDE_CSUM #define XPAR_EMAC_0_DEVICE_ID XPAR_ETHERNET_MAC_DEVICE_ID /******************************************************************/ #define XPAR_INTC_0_BASEADDR XPAR_OPB_INTC_0_BASEADDR #define XPAR_INTC_0_HIGHADDR XPAR_OPB_INTC_0_HIGHADDR #define XPAR_INTC_0_KIND_OF_INTR XPAR_OPB_INTC_0_KIND_OF_INTR #define XPAR_INTC_0_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID /******************************************************************/ #define XPAR_INTC_0_EMAC_0_VEC_ID XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR #define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_OPB_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR #define XPAR_INTC_0_IIC_0_VEC_ID XPAR_OPB_INTC_0_IIC_EEPROM_IP2INTC_IRPT_INTR #define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_OPB_INTC_0_RS232_UART_IP2INTC_IRPT_INTR /******************************************************************/ #define XPAR_PLB_CLOCK_FREQ_HZ 100000000 #define XPAR_CORE_CLOCK_FREQ_HZ XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ #define XPAR_DDR_0_SIZE 33554432 /******************************************************************/ #define XPAR_PERSISTENT_0_IIC_0_BASEADDR 0x00000400 #define XPAR_PERSISTENT_0_IIC_0_HIGHADDR 0x000007FF #define XPAR_PERSISTENT_0_IIC_0_EEPROMADDR 0xA0 /******************************************************************/ #define XPAR_PCI_0_CLOCK_FREQ_HZ 0 /******************************************************************/ #define XPAR_XPS2_NUM_INSTANCES 2 #define XPAR_PS2_0_DEVICE_ID 50 #define XPAR_PS2_0_BASEADDR 0xA9000000 #define XPAR_PS2_0_HIGHADDR 0xA900003F #define XPAR_INTC_0_PS2_0_VEC_ID 27 #define XPAR_PS2_1_DEVICE_ID 51 #define XPAR_PS2_1_BASEADDR 0xA9001000 #define XPAR_INTC_0_PS2_1_VEC_ID 26 /******************************************************************/ ------=_Part_31016_2141032.1197475840736 Content-Type: text/html; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Content-Disposition: inline
Hi All,
 
I m using Linux 2.6.23-rc2 from Grant's git with gcc 4.1.0 on ML-403. When I load the zImage from the XMD, I only get the messages printed from the arch/ppc/boot and soon after the kernel is decompressed the console appears frozen. So I assume the console is ok with image loader but on linux kernel, it doesnt seem working. I edited the code in arch/ppc/boot/simple so as to forcefully refer the right embed_config() function.
 
Following is the console logs,
loaded at:     00400000 004D71A0
board data at: 004D5124 004D51A0
relocated to:  00404048 004040C4
zimage at:     00404F11 004D4DFC
avail ram:     004D8000 02000000
Linux/PPC load: console=ttyS0,9600
Uncompressing Linux...done.
Now booting the kernel
com_port is 40401003
id mach(): done
MMU:enter
MMU:hw init
MMU:mapin
MMU:setio
MMU:exit
 
When I dumped the __log_buffer, I only find the linux_banner being displayed, the others remain zero. Periodically I stopped the ppc to find the PC using XMD. Eachtime I stopped it was different either with address 0xCxxx_xxxx or 0x0xxx_xxxx. So I suspect this could be a console problem as kernel appears running.
It would be helpful if someone could let me know, whether anything more needs to be done to bring the console. In xparameters_ml403.h the PLB speed is 100000000 and I havent edited any other file. Also, I have configured the command line parameters to kernel as CONFIG_CMDLINE="console=ttyS0,9600".
Whether there are any conflicts between the compiler being used and linux version despite the changes to correctly refer the embed_config(). Also, please let me know whether printk keeps dumping on __log_buffer even after the console is initialized and are there anyway to keep printk dumping to __log_buffer irrespective of the console being initialzed or not.
Any suggestions and ideas would be very helpful.
 
Thanks and Regards,
Ram
 
 
PS: Attached is config file and below is xparameters file
 
xparameters_ml403.h
------------------------------------------------------
/* Definitions for driver UARTNS550 */
#define XPAR_XUARTNS550_NUM_INSTANCES 1
#define XPAR_XUARTNS550_CLOCK_HZ 100000000
/* Definitions for peripheral RS232_UART */
#define XPAR_RS232_UART_BASEADDR 0x40400000
#define XPAR_RS232_UART_HIGHADDR 0x4040FFFF
#define XPAR_RS232_UART_DEVICE_ID 0

/******************************************************************/
/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1
/* Definitions for peripheral IIC_EEPROM */
#define XPAR_IIC_EEPROM_BASEADDR 0x40800000
#define XPAR_IIC_EEPROM_HIGHADDR 0x4080FFFF
#define XPAR_IIC_EEPROM_DEVICE_ID 0
#define XPAR_IIC_EEPROM_TEN_BIT_ADR 0
#define XPAR_IIC_EEPROM_GPO_WIDTH 1

/******************************************************************/
#define XPAR_XSYSACE_MEM_WIDTH 16
/* Definitions for driver SYSACE */
#define XPAR_XSYSACE_NUM_INSTANCES 1
/* Definitions for peripheral SYSACE_COMPACTFLASH */
#define XPAR_SYSACE_COMPACTFLASH_BASEADDR 0x41800000
#define XPAR_SYSACE_COMPACTFLASH_HIGHADDR 0x4180FFFF
#define XPAR_SYSACE_COMPACTFLASH_DEVICE_ID 0
#define XPAR_SYSACE_COMPACTFLASH_MEM_WIDTH 16

/******************************************************************/

/* Definitions for peripheral SRAM_256KX32 */
#define XPAR_SRAM_256KX32_NUM_BANKS_MEM 1

/******************************************************************/
/* Definitions for peripheral SRAM_256KX32 */
#define XPAR_SRAM_256KX32_MEM0_BASEADDR 0x40500000
#define XPAR_SRAM_256KX32_MEM0_HIGHADDR 0x405FFFFF
/******************************************************************/
#define XPAR_INTC_MAX_NUM_INTR_INPUTS 4
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1
/* Definitions for peripheral OPB_INTC_0 */
#define XPAR_OPB_INTC_0_BASEADDR 0x41200000
#define XPAR_OPB_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_OPB_INTC_0_DEVICE_ID 0
#define XPAR_OPB_INTC_0_KIND_OF_INTR 0x00000000

/******************************************************************/
#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID
#define XPAR_ETHERNET_MAC_IP2INTC_IRPT_MASK 0X000001
#define XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR 0
#define XPAR_SYSACE_COMPACTFLASH_SYSACE_IRQ_MASK 0X000002
#define XPAR_OPB_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR 1
#define XPAR_IIC_EEPROM_IP2INTC_IRPT_MASK 0X000004
#define XPAR_OPB_INTC_0_IIC_EEPROM_IP2INTC_IRPT_INTR 2
#define XPAR_RS232_UART_IP2INTC_IRPT_MASK 0X000008
#define XPAR_OPB_INTC_0_RS232_UART_IP2INTC_IRPT_INTR 3
/******************************************************************/
/* Definitions for driver DDR */
#define XPAR_XDDR_NUM_INSTANCES 1
/* Definitions for peripheral DDR_SDRAM_64MX32 */
#define XPAR_DDR_SDRAM_64MX32_ECC_BASEADDR 0xFFFFFFFF
#define XPAR_DDR_SDRAM_64MX32_ECC_HIGHADDR 0x00000000
#define XPAR_DDR_SDRAM_64MX32_DEVICE_ID 0
#define XPAR_DDR_SDRAM_64MX32_INCLUDE_ECC_INTR 0

/******************************************************************/
/* Definitions for peripheral DDR_SDRAM_64MX32 */
#define XPAR_DDR_SDRAM_64MX32_MEM0_BASEADDR 0x00000000
#define XPAR_DDR_SDRAM_64MX32_MEM0_HIGHADDR 0x03FFFFFF
/******************************************************************/
/* Definitions for driver EMAC */
#define XPAR_XEMAC_NUM_INSTANCES 1
/* Definitions for peripheral ETHERNET_MAC */
#define XPAR_ETHERNET_MAC_BASEADDR 0x80400000
#define XPAR_ETHERNET_MAC_HIGHADDR 0x8040FFFF
#define XPAR_ETHERNET_MAC_DEVICE_ID 0
#define XPAR_ETHERNET_MAC_ERR_COUNT_EXIST 1
#define XPAR_ETHERNET_MAC_DMA_PRESENT 1
#define XPAR_ETHERNET_MAC_MII_EXIST 1
/* Edited by Ramkumar. Dont know whether this will be working.
 */
#define XPAR_ETHERNET_MAC_CAM_EXIST 0
#define XPAR_ETHERNET_MAC_JUMBO_EXIST 0
#define XPAR_ETHERNET_MAC_TX_DRE_TYPE 0
#define XPAR_ETHERNET_MAC_RX_DRE_TYPE 0
#define XPAR_ETHERNET_MAC_TX_INCLUDE_CSUM 0
#define XPAR_ETHERNET_MAC_RX_INCLUDE_CSUM 0

/******************************************************************/

/* Definitions for peripheral PLB_BRAM_IF_CNTLR_1 */
#define XPAR_PLB_BRAM_IF_CNTLR_1_BASEADDR 0xffff0000
#define XPAR_PLB_BRAM_IF_CNTLR_1_HIGHADDR 0xffffffff

/******************************************************************/
#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 100000000
/******************************************************************/
#define XPAR_CPU_ID 0
#define XPAR_PPC405_VIRTEX4_ID 0
#define XPAR_PPC405_VIRTEX4_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_PPC405_VIRTEX4_IDCR_BASEADDR 0x00000100
#define XPAR_PPC405_VIRTEX4_IDCR_HIGHADDR 0x0000010F
#define XPAR_PPC405_VIRTEX4_DISABLE_OPERAND_FORWARDING 1
#define XPAR_PPC405_VIRTEX4_MMU_ENABLE 1
#define XPAR_PPC405_VIRTEX4_DETERMINISTIC_MULT 0
#define XPAR_PPC405_VIRTEX4_PLBSYNCBYPASS 1
#define XPAR_PPC405_VIRTEX4_APU_CONTROL 0b1101111000000000
#define XPAR_PPC405_VIRTEX4_APU_UDI_1 0b101000011000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_2 0b101000111000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_3 0b101001011000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_4 0b101001111000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_5 0b101010011000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_6 0b101010111000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_7 0b101011011000110001000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_8 0b101011111000110001000011
#define XPAR_PPC405_VIRTEX4_PVR_HIGH 0b0000
#define XPAR_PPC405_VIRTEX4_PVR_LOW 0b0000
#define XPAR_PPC405_VIRTEX4_HW_VER "1.01.a"
/******************************************************************/

/******************************************************************/
/* Linux Redefines */
/******************************************************************/
#define XPAR_UARTNS550_0_BASEADDR (XPAR_RS232_UART_BASEADDR+0x1000)
#define XPAR_UARTNS550_0_HIGHADDR XPAR_RS232_UART_HIGHADDR
#define XPAR_UARTNS550_0_CLOCK_FREQ_HZ XPAR_XUARTNS550_CLOCK_HZ
#define XPAR_UARTNS550_0_DEVICE_ID XPAR_RS232_UART_DEVICE_ID
/******************************************************************/
#define XPAR_IIC_0_BASEADDR XPAR_IIC_EEPROM_BASEADDR
#define XPAR_IIC_0_HIGHADDR XPAR_IIC_EEPROM_HIGHADDR
#define XPAR_IIC_0_TEN_BIT_ADR XPAR_IIC_EEPROM_TEN_BIT_ADR
#define XPAR_IIC_0_DEVICE_ID XPAR_IIC_EEPROM_DEVICE_ID
/******************************************************************/
#define XPAR_SYSACE_0_BASEADDR XPAR_SYSACE_COMPACTFLASH_BASEADDR
#define XPAR_SYSACE_0_HIGHADDR XPAR_SYSACE_COMPACTFLASH_HIGHADDR
#define XPAR_SYSACE_0_DEVICE_ID XPAR_SYSACE_COMPACTFLASH_DEVICE_ID
/******************************************************************/
#define XPAR_EMAC_0_BASEADDR XPAR_ETHERNET_MAC_BASEADDR
#define XPAR_EMAC_0_HIGHADDR XPAR_ETHERNET_MAC_HIGHADDR
#define XPAR_EMAC_0_DMA_PRESENT XPAR_ETHERNET_MAC_DMA_PRESENT
#define XPAR_EMAC_0_MII_EXIST XPAR_ETHERNET_MAC_MII_EXIST
#define XPAR_EMAC_0_ERR_COUNT_EXIST XPAR_ETHERNET_MAC_ERR_COUNT_EXIST
#define XPAR_EMAC_0_CAM_EXIST XPAR_ETHERNET_MAC_CAM_EXIST
#define XPAR_EMAC_0_JUMBO_EXIST XPAR_ETHERNET_MAC_JUMBO_EXIST
#define XPAR_EMAC_0_TX_DRE_TYPE XPAR_ETHERNET_MAC_TX_DRE_TYPE
#define XPAR_EMAC_0_RX_DRE_TYPE XPAR_ETHERNET_MAC_RX_DRE_TYPE
#define XPAR_EMAC_0_TX_INCLUDE_CSUM XPAR_ETHERNET_MAC_TX_INCLUDE_CSUM
#define XPAR_EMAC_0_RX_INCLUDE_CSUM XPAR_ETHERNET_MAC_RX_INCLUDE_CSUM
#define XPAR_EMAC_0_DEVICE_ID XPAR_ETHERNET_MAC_DEVICE_ID
/******************************************************************/
#define XPAR_INTC_0_BASEADDR XPAR_OPB_INTC_0_BASEADDR
#define XPAR_INTC_0_HIGHADDR XPAR_OPB_INTC_0_HIGHADDR
#define XPAR_INTC_0_KIND_OF_INTR XPAR_OPB_INTC_0_KIND_OF_INTR
#define XPAR_INTC_0_DEVICE_ID XPAR_OPB_INTC_0_DEVICE_ID
/******************************************************************/
#define XPAR_INTC_0_EMAC_0_VEC_ID XPAR_OPB_INTC_0_ETHERNET_MAC_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SYSACE_0_VEC_ID XPAR_OPB_INTC_0_SYSACE_COMPACTFLASH_SYSACE_IRQ_INTR
#define XPAR_INTC_0_IIC_0_VEC_ID XPAR_OPB_INTC_0_IIC_EEPROM_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTNS550_0_VEC_ID XPAR_OPB_INTC_0_RS232_UART_IP2INTC_IRPT_INTR
/******************************************************************/
#define XPAR_PLB_CLOCK_FREQ_HZ 100000000
#define XPAR_CORE_CLOCK_FREQ_HZ XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ
#define XPAR_DDR_0_SIZE 33554432
/******************************************************************/
#define XPAR_PERSISTENT_0_IIC_0_BASEADDR 0x00000400
#define XPAR_PERSISTENT_0_IIC_0_HIGHADDR 0x000007FF
#define XPAR_PERSISTENT_0_IIC_0_EEPROMADDR 0xA0
/******************************************************************/
#define XPAR_PCI_0_CLOCK_FREQ_HZ    0
/******************************************************************/
#define XPAR_XPS2_NUM_INSTANCES     2
#define XPAR_PS2_0_DEVICE_ID        50
#define XPAR_PS2_0_BASEADDR         0xA9000000
#define XPAR_PS2_0_HIGHADDR         0xA900003F
#define XPAR_INTC_0_PS2_0_VEC_ID    27
#define XPAR_PS2_1_DEVICE_ID        51
#define XPAR_PS2_1_BASEADDR         0xA9001000
#define XPAR_INTC_0_PS2_1_VEC_ID    26
/******************************************************************/
 
------=_Part_31016_2141032.1197475840736-- ------=_Part_31015_26884045.1197475840736 Content-Type: text/plain; name=config Content-Transfer-Encoding: base64 X-Attachment-Id: f_fa41zvb40 Content-Disposition: attachment; filename=config IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIG1ha2UgY29uZmlnOiBkb24ndCBlZGl0CiMgTGlu dXgga2VybmVsIHZlcnNpb246IDIuNi4yMy1yYzIKIyBXZWQgRGVjIDEyIDE5OjI0OjE3IDIwMDcK IwpDT05GSUdfTU1VPXkKQ09ORklHX0dFTkVSSUNfSEFSRElSUVM9eQpDT05GSUdfUldTRU1fWENI R0FERF9BTEdPUklUSE09eQpDT05GSUdfQVJDSF9IQVNfSUxPRzJfVTMyPXkKIyBDT05GSUdfQVJD SF9IQVNfSUxPRzJfVTY0IGlzIG5vdCBzZXQKQ09ORklHX0dFTkVSSUNfSFdFSUdIVD15CkNPTkZJ R19HRU5FUklDX0NBTElCUkFURV9ERUxBWT15CkNPTkZJR19QUEM9eQpDT05GSUdfUFBDMzI9eQpD T05GSUdfR0VORVJJQ19OVlJBTT15CkNPTkZJR19HRU5FUklDX0ZJTkRfTkVYVF9CSVQ9eQpDT05G SUdfU0NIRURfTk9fTk9fT01JVF9GUkFNRV9QT0lOVEVSPXkKQ09ORklHX0FSQ0hfTUFZX0hBVkVf UENfRkRDPXkKQ09ORklHX0dFTkVSSUNfQlVHPXkKQ09ORklHX0RFRkNPTkZJR19MSVNUPSIvbGli L21vZHVsZXMvJFVOQU1FX1JFTEVBU0UvLmNvbmZpZyIKCiMKIyBHZW5lcmFsIHNldHVwCiMKIyBD T05GSUdfRVhQRVJJTUVOVEFMIGlzIG5vdCBzZXQKQ09ORklHX0JST0tFTl9PTl9TTVA9eQpDT05G SUdfSU5JVF9FTlZfQVJHX0xJTUlUPTMyCkNPTkZJR19MT0NBTFZFUlNJT049IiIKIyBDT05GSUdf TE9DQUxWRVJTSU9OX0FVVE8gaXMgbm90IHNldAojIENPTkZJR19TV0FQIGlzIG5vdCBzZXQKQ09O RklHX1NZU1ZJUEM9eQpDT05GSUdfU1lTVklQQ19TWVNDVEw9eQojIENPTkZJR19CU0RfUFJPQ0VT U19BQ0NUIGlzIG5vdCBzZXQKIyBDT05GSUdfVEFTS1NUQVRTIGlzIG5vdCBzZXQKIyBDT05GSUdf QVVESVQgaXMgbm90IHNldAojIENPTkZJR19JS0NPTkZJRyBpcyBub3Qgc2V0CkNPTkZJR19MT0df QlVGX1NISUZUPTE3CiMgQ09ORklHX1NZU0ZTX0RFUFJFQ0FURUQgaXMgbm90IHNldAojIENPTkZJ R19SRUxBWSBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19ERVZfSU5JVFJEIGlzIG5vdCBzZXQKQ09O RklHX1NZU0NUTD15CiMgQ09ORklHX0VNQkVEREVEIGlzIG5vdCBzZXQKQ09ORklHX1NZU0NUTF9T WVNDQUxMPXkKQ09ORklHX0tBTExTWU1TPXkKIyBDT05GSUdfS0FMTFNZTVNfQUxMIGlzIG5vdCBz ZXQKQ09ORklHX0tBTExTWU1TX0VYVFJBX1BBU1M9eQpDT05GSUdfSE9UUExVRz15CkNPTkZJR19Q UklOVEs9eQpDT05GSUdfQlVHPXkKQ09ORklHX0VMRl9DT1JFPXkKQ09ORklHX0JBU0VfRlVMTD15 CkNPTkZJR19GVVRFWD15CkNPTkZJR19BTk9OX0lOT0RFUz15CkNPTkZJR19FUE9MTD15CkNPTkZJ R19TSUdOQUxGRD15CkNPTkZJR19USU1FUkZEPXkKQ09ORklHX0VWRU5URkQ9eQpDT05GSUdfU0hN RU09eQpDT05GSUdfVk1fRVZFTlRfQ09VTlRFUlM9eQpDT05GSUdfU0xBQj15CiMgQ09ORklHX1NM VUIgaXMgbm90IHNldAojIENPTkZJR19TTE9CIGlzIG5vdCBzZXQKQ09ORklHX1JUX01VVEVYRVM9 eQojIENPTkZJR19USU5ZX1NITUVNIGlzIG5vdCBzZXQKQ09ORklHX0JBU0VfU01BTEw9MApDT05G SUdfTU9EVUxFUz15CkNPTkZJR19NT0RVTEVfVU5MT0FEPXkKQ09ORklHX01PRFZFUlNJT05TPXkK Q09ORklHX01PRFVMRV9TUkNWRVJTSU9OX0FMTD15CkNPTkZJR19LTU9EPXkKQ09ORklHX0JMT0NL PXkKIyBDT05GSUdfTEJEIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9JT19UUkFDRSBpcyBu b3Qgc2V0CiMgQ09ORklHX0xTRiBpcyBub3Qgc2V0CgojCiMgSU8gU2NoZWR1bGVycwojCkNPTkZJ R19JT1NDSEVEX05PT1A9eQojIENPTkZJR19JT1NDSEVEX0FTIGlzIG5vdCBzZXQKIyBDT05GSUdf SU9TQ0hFRF9ERUFETElORSBpcyBub3Qgc2V0CiMgQ09ORklHX0lPU0NIRURfQ0ZRIGlzIG5vdCBz ZXQKIyBDT05GSUdfREVGQVVMVF9BUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFRkFVTFRfREVBRExJ TkUgaXMgbm90IHNldAojIENPTkZJR19ERUZBVUxUX0NGUSBpcyBub3Qgc2V0CkNPTkZJR19ERUZB VUxUX05PT1A9eQpDT05GSUdfREVGQVVMVF9JT1NDSEVEPSJub29wIgoKIwojIFByb2Nlc3Nvcgoj CiMgQ09ORklHXzZ4eCBpcyBub3Qgc2V0CkNPTkZJR180MHg9eQojIENPTkZJR180NHggaXMgbm90 IHNldAojIENPTkZJR184eHggaXMgbm90IHNldAojIENPTkZJR19FMjAwIGlzIG5vdCBzZXQKIyBD T05GSUdfRTUwMCBpcyBub3Qgc2V0CkNPTkZJR19QUENfRENSX05BVElWRT15CkNPTkZJR19QUENf RENSPXkKIyBDT05GSUdfTUFUSF9FTVVMQVRJT04gaXMgbm90IHNldAojIENPTkZJR19DUFVfRlJF USBpcyBub3Qgc2V0CkNPTkZJR180eHg9eQojIENPTkZJR19XQU5UX0VBUkxZX1NFUklBTCBpcyBu b3Qgc2V0CgojCiMgSUJNIDR4eCBvcHRpb25zCiMKIyBDT05GSUdfQlVCSU5HQSBpcyBub3Qgc2V0 CiMgQ09ORklHX0NQQ0k0MDUgaXMgbm90IHNldAojIENPTkZJR19FUDQwNSBpcyBub3Qgc2V0CiMg Q09ORklHX1JFRFdPT0RfNSBpcyBub3Qgc2V0CiMgQ09ORklHX1JFRFdPT0RfNiBpcyBub3Qgc2V0 CiMgQ09ORklHX1NZQ0FNT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfV0FMTlVUIGlzIG5vdCBzZXQK IyBDT05GSUdfWElMSU5YX01MMzAwIGlzIG5vdCBzZXQKQ09ORklHX1hJTElOWF9NTDQwMz15CkNP TkZJR19JQk00MDVfRVJSNzc9eQpDT05GSUdfSUJNNDA1X0VSUjUxPXkKQ09ORklHX1hJTElOWF9W SVJURVhfNF9GWD15CkNPTkZJR19YSUxJTlhfVklSVEVYPXkKQ09ORklHX0VNQkVEREVEQk9PVD15 CiMgQ09ORklHX1BQQzR4eF9ETUEgaXMgbm90IHNldApDT05GSUdfUFBDX0dFTjU1MD15CkNPTkZJ R19VQVJUMF9UVFlTMD15CiMgQ09ORklHX1VBUlQwX1RUWVMxIGlzIG5vdCBzZXQKQ09ORklHX05P VF9DT0hFUkVOVF9DQUNIRT15CgojCiMgUGxhdGZvcm0gb3B0aW9ucwojCiMgQ09ORklHX1BDX0tF WUJPQVJEIGlzIG5vdCBzZXQKIyBDT05GSUdfSElHSE1FTSBpcyBub3Qgc2V0CkNPTkZJR19BUkNI X1BPUFVMQVRFU19OT0RFX01BUD15CiMgQ09ORklHX0haXzEwMCBpcyBub3Qgc2V0CiMgQ09ORklH X0haXzI1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0haXzMwMCBpcyBub3Qgc2V0CkNPTkZJR19IWl8x MDAwPXkKQ09ORklHX0haPTEwMDAKIyBDT05GSUdfUFJFRU1QVF9OT05FIGlzIG5vdCBzZXQKQ09O RklHX1BSRUVNUFRfVk9MVU5UQVJZPXkKIyBDT05GSUdfUFJFRU1QVCBpcyBub3Qgc2V0CkNPTkZJ R19GTEFUTUVNPXkKQ09ORklHX0ZMQVRfTk9ERV9NRU1fTUFQPXkKIyBDT05GSUdfU1BBUlNFTUVN X1NUQVRJQyBpcyBub3Qgc2V0CkNPTkZJR19TUExJVF9QVExPQ0tfQ1BVUz00CiMgQ09ORklHX1JF U09VUkNFU182NEJJVCBpcyBub3Qgc2V0CkNPTkZJR19aT05FX0RNQV9GTEFHPTEKQ09ORklHX0JP VU5DRT15CkNPTkZJR19WSVJUX1RPX0JVUz15CiMgQ09ORklHX0JJTkZNVF9FTEYgaXMgbm90IHNl dAojIENPTkZJR19CSU5GTVRfTUlTQyBpcyBub3Qgc2V0CkNPTkZJR19DTURMSU5FX0JPT0w9eQpD T05GSUdfQ01ETElORT0iY29uc29sZT10dHlTMCw5NjAwIgojIENPTkZJR19QTSBpcyBub3Qgc2V0 CiMgQ09ORklHX1NFQ0NPTVAgaXMgbm90IHNldApDT05GSUdfSVNBX0RNQV9BUEk9eQoKIwojIEJ1 cyBvcHRpb25zCiMKQ09ORklHX1pPTkVfRE1BPXkKIyBDT05GSUdfUFBDX0k4MjU5IGlzIG5vdCBz ZXQKIyBDT05GSUdfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfUENJX0RPTUFJTlMgaXMgbm90IHNl dAojIENPTkZJR19QQ0lfU1lTQ0FMTCBpcyBub3Qgc2V0CiMgQ09ORklHX0FSQ0hfU1VQUE9SVFNf TVNJIGlzIG5vdCBzZXQKCiMKIyBQQ0NBUkQgKFBDTUNJQS9DYXJkQnVzKSBzdXBwb3J0CiMKQ09O RklHX1BDQ0FSRD15CiMgQ09ORklHX1BDTUNJQV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19QQ01D SUE9eQpDT05GSUdfUENNQ0lBX0lPQ1RMPXkKCiMKIyBQQy1jYXJkIGJyaWRnZXMKIwoKIwojIEFk dmFuY2VkIHNldHVwCiMKIyBDT05GSUdfQURWQU5DRURfT1BUSU9OUyBpcyBub3Qgc2V0CgojCiMg RGVmYXVsdCBzZXR0aW5ncyBmb3IgYWR2YW5jZWQgY29uZmlndXJhdGlvbiBvcHRpb25zIGFyZSB1 c2VkCiMKQ09ORklHX0hJR0hNRU1fU1RBUlQ9MHhmZTAwMDAwMApDT05GSUdfTE9XTUVNX1NJWkU9 MHgzMDAwMDAwMApDT05GSUdfS0VSTkVMX1NUQVJUPTB4YzAwMDAwMDAKQ09ORklHX1RBU0tfU0la RT0weDgwMDAwMDAwCkNPTkZJR19DT05TSVNURU5UX1NUQVJUPTB4ZmYxMDAwMDAKQ09ORklHX0NP TlNJU1RFTlRfU0laRT0weDAwMjAwMDAwCkNPTkZJR19CT09UX0xPQUQ9MHgwMDQwMDAwMAoKIwoj IE5ldHdvcmtpbmcKIwpDT05GSUdfTkVUPXkKCiMKIyBOZXR3b3JraW5nIG9wdGlvbnMKIwojIENP TkZJR19QQUNLRVQgaXMgbm90IHNldAojIENPTkZJR19VTklYIGlzIG5vdCBzZXQKIyBDT05GSUdf TkVUX0tFWSBpcyBub3Qgc2V0CiMgQ09ORklHX0lORVQgaXMgbm90IHNldAojIENPTkZJR19ORVRX T1JLX1NFQ01BUksgaXMgbm90IHNldAojIENPTkZJR19ORVRGSUxURVIgaXMgbm90IHNldAojIENP TkZJR19CUklER0UgaXMgbm90IHNldAojIENPTkZJR19WTEFOXzgwMjFRIGlzIG5vdCBzZXQKIyBD T05GSUdfREVDTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfTExDMiBpcyBub3Qgc2V0CiMgQ09ORklH X0lQWCBpcyBub3Qgc2V0CiMgQ09ORklHX0FUQUxLIGlzIG5vdCBzZXQKCiMKIyBRb1MgYW5kL29y IGZhaXIgcXVldWVpbmcKIwpDT05GSUdfTkVUX1NDSEVEPXkKQ09ORklHX05FVF9TQ0hfRklGTz15 CgojCiMgUXVldWVpbmcvU2NoZWR1bGluZwojCkNPTkZJR19ORVRfU0NIX0NCUT1tCkNPTkZJR19O RVRfU0NIX0hUQj1tCkNPTkZJR19ORVRfU0NIX0hGU0M9bQpDT05GSUdfTkVUX1NDSF9QUklPPW0K IyBDT05GSUdfTkVUX1NDSF9SUiBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX1JFRD1tCkNPTkZJ R19ORVRfU0NIX1NGUT1tCkNPTkZJR19ORVRfU0NIX1RFUUw9bQpDT05GSUdfTkVUX1NDSF9UQkY9 bQpDT05GSUdfTkVUX1NDSF9HUkVEPW0KQ09ORklHX05FVF9TQ0hfRFNNQVJLPW0KQ09ORklHX05F VF9TQ0hfTkVURU09bQpDT05GSUdfTkVUX1NDSF9JTkdSRVNTPW0KCiMKIyBDbGFzc2lmaWNhdGlv bgojCkNPTkZJR19ORVRfQ0xTPXkKQ09ORklHX05FVF9DTFNfQkFTSUM9bQpDT05GSUdfTkVUX0NM U19UQ0lOREVYPW0KQ09ORklHX05FVF9DTFNfUk9VVEU0PW0KQ09ORklHX05FVF9DTFNfUk9VVEU9 eQpDT05GSUdfTkVUX0NMU19GVz1tCkNPTkZJR19ORVRfQ0xTX1UzMj1tCkNPTkZJR19DTFNfVTMy X1BFUkY9eQpDT05GSUdfQ0xTX1UzMl9NQVJLPXkKQ09ORklHX05FVF9DTFNfUlNWUD1tCkNPTkZJ R19ORVRfQ0xTX1JTVlA2PW0KQ09ORklHX05FVF9FTUFUQ0g9eQpDT05GSUdfTkVUX0VNQVRDSF9T VEFDSz0zMgpDT05GSUdfTkVUX0VNQVRDSF9DTVA9bQpDT05GSUdfTkVUX0VNQVRDSF9OQllURT1t CkNPTkZJR19ORVRfRU1BVENIX1UzMj1tCkNPTkZJR19ORVRfRU1BVENIX01FVEE9bQpDT05GSUdf TkVUX0VNQVRDSF9URVhUPW0KQ09ORklHX05FVF9DTFNfQUNUPXkKQ09ORklHX05FVF9BQ1RfUE9M SUNFPW0KQ09ORklHX05FVF9BQ1RfR0FDVD1tCkNPTkZJR19HQUNUX1BST0I9eQpDT05GSUdfTkVU X0FDVF9NSVJSRUQ9bQpDT05GSUdfTkVUX0FDVF9QRURJVD1tCkNPTkZJR19ORVRfQUNUX1NJTVA9 bQojIENPTkZJR19ORVRfQ0xTX1BPTElDRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfQ0xTX0lORD15 CgojCiMgTmV0d29yayB0ZXN0aW5nCiMKIyBDT05GSUdfTkVUX1BLVEdFTiBpcyBub3Qgc2V0CiMg Q09ORklHX0hBTVJBRElPIGlzIG5vdCBzZXQKIyBDT05GSUdfSVJEQSBpcyBub3Qgc2V0CiMgQ09O RklHX0JUIGlzIG5vdCBzZXQKCiMKIyBXaXJlbGVzcwojCiMgQ09ORklHX0NGRzgwMjExIGlzIG5v dCBzZXQKIyBDT05GSUdfV0lSRUxFU1NfRVhUIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjEx IGlzIG5vdCBzZXQKIyBDT05GSUdfUkZLSUxMIGlzIG5vdCBzZXQKCiMKIyBEZXZpY2UgRHJpdmVy cwojCgojCiMgR2VuZXJpYyBEcml2ZXIgT3B0aW9ucwojCkNPTkZJR19TVEFOREFMT05FPXkKQ09O RklHX1BSRVZFTlRfRklSTVdBUkVfQlVJTEQ9eQpDT05GSUdfRldfTE9BREVSPXkKIyBDT05GSUdf REVCVUdfRFJJVkVSIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfREVWUkVTIGlzIG5vdCBzZXQK IyBDT05GSUdfU1lTX0hZUEVSVklTT1IgaXMgbm90IHNldAojIENPTkZJR19DT05ORUNUT1IgaXMg bm90IHNldAojIENPTkZJR19NVEQgaXMgbm90IHNldAojIENPTkZJR19QQVJQT1JUIGlzIG5vdCBz ZXQKQ09ORklHX0JMS19ERVY9eQojIENPTkZJR19CTEtfREVWX0ZEIGlzIG5vdCBzZXQKIyBDT05G SUdfQkxLX0RFVl9DT1dfQ09NTU9OIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfTE9PUD15CiMg Q09ORklHX0JMS19ERVZfQ1JZUFRPTE9PUCBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19ERVZfTkJE IGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfUkFNPXkKQ09ORklHX0JMS19ERVZfUkFNX0NPVU5U PTE2CkNPTkZJR19CTEtfREVWX1JBTV9TSVpFPTE2Mzg0CkNPTkZJR19CTEtfREVWX1JBTV9CTE9D S1NJWkU9NDA5NgojIENPTkZJR19DRFJPTV9QS1RDRFZEIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRB X09WRVJfRVRIIGlzIG5vdCBzZXQKQ09ORklHX1hJTElOWF9TWVNBQ0U9eQojIENPTkZJR19YSUxJ TlhfU1lTQUNFX09MRCBpcyBub3Qgc2V0CiMgQ09ORklHX01JU0NfREVWSUNFUyBpcyBub3Qgc2V0 CiMgQ09ORklHX0lERSBpcyBub3Qgc2V0CgojCiMgU0NTSSBkZXZpY2Ugc3VwcG9ydAojCkNPTkZJ R19SQUlEX0FUVFJTPW0KQ09ORklHX1NDU0k9bQpDT05GSUdfU0NTSV9ETUE9eQpDT05GSUdfU0NT SV9ORVRMSU5LPXkKQ09ORklHX1NDU0lfUFJPQ19GUz15CgojCiMgU0NTSSBzdXBwb3J0IHR5cGUg KGRpc2ssIHRhcGUsIENELVJPTSkKIwpDT05GSUdfQkxLX0RFVl9TRD1tCkNPTkZJR19DSFJfREVW X1NUPW0KQ09ORklHX0NIUl9ERVZfT1NTVD1tCkNPTkZJR19CTEtfREVWX1NSPW0KQ09ORklHX0JM S19ERVZfU1JfVkVORE9SPXkKQ09ORklHX0NIUl9ERVZfU0c9bQpDT05GSUdfQ0hSX0RFVl9TQ0g9 bQoKIwojIFNvbWUgU0NTSSBkZXZpY2VzIChlLmcuIENEIGp1a2Vib3gpIHN1cHBvcnQgbXVsdGlw bGUgTFVOcwojCkNPTkZJR19TQ1NJX01VTFRJX0xVTj15CkNPTkZJR19TQ1NJX0NPTlNUQU5UUz15 CkNPTkZJR19TQ1NJX0xPR0dJTkc9eQojIENPTkZJR19TQ1NJX1NDQU5fQVNZTkMgaXMgbm90IHNl dApDT05GSUdfU0NTSV9XQUlUX1NDQU49bQoKIwojIFNDU0kgVHJhbnNwb3J0cwojCkNPTkZJR19T Q1NJX1NQSV9BVFRSUz1tCkNPTkZJR19TQ1NJX0ZDX0FUVFJTPW0KQ09ORklHX1NDU0lfSVNDU0lf QVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfTElCU0FTPW0K IyBDT05GSUdfU0NTSV9TQVNfTElCU0FTX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfTE9X TEVWRUw9eQojIENPTkZJR19TQ1NJX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9MT1dM RVZFTF9QQ01DSUEgaXMgbm90IHNldAojIENPTkZJR19BVEEgaXMgbm90IHNldAojIENPTkZJR19N RCBpcyBub3Qgc2V0CiMgQ09ORklHX01BQ0lOVE9TSF9EUklWRVJTIGlzIG5vdCBzZXQKIyBDT05G SUdfTkVUREVWSUNFUyBpcyBub3Qgc2V0CiMgQ09ORklHX0lTRE4gaXMgbm90IHNldAojIENPTkZJ R19QSE9ORSBpcyBub3Qgc2V0CgojCiMgSW5wdXQgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdfSU5Q VVQ9eQojIENPTkZJR19JTlBVVF9GRl9NRU1MRVNTIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRf UE9MTERFViBpcyBub3Qgc2V0CgojCiMgVXNlcmxhbmQgaW50ZXJmYWNlcwojCkNPTkZJR19JTlBV VF9NT1VTRURFVj15CiMgQ09ORklHX0lOUFVUX01PVVNFREVWX1BTQVVYIGlzIG5vdCBzZXQKQ09O RklHX0lOUFVUX01PVVNFREVWX1NDUkVFTl9YPTEwMjQKQ09ORklHX0lOUFVUX01PVVNFREVWX1ND UkVFTl9ZPTc2OAojIENPTkZJR19JTlBVVF9KT1lERVYgaXMgbm90IHNldAojIENPTkZJR19JTlBV VF9UU0RFViBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0VWREVWIGlzIG5vdCBzZXQKIyBDT05G SUdfSU5QVVRfRVZCVUcgaXMgbm90IHNldAoKIwojIElucHV0IERldmljZSBEcml2ZXJzCiMKIyBD T05GSUdfSU5QVVRfS0VZQk9BUkQgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9NT1VTRSBpcyBu b3Qgc2V0CiMgQ09ORklHX0lOUFVUX0pPWVNUSUNLIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRf VEFCTEVUIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfVE9VQ0hTQ1JFRU4gaXMgbm90IHNldAoj IENPTkZJR19JTlBVVF9NSVNDIGlzIG5vdCBzZXQKCiMKIyBIYXJkd2FyZSBJL08gcG9ydHMKIwpD T05GSUdfU0VSSU89eQpDT05GSUdfU0VSSU9fSTgwNDI9eQpDT05GSUdfU0VSSU9fU0VSUE9SVD15 CiMgQ09ORklHX1NFUklPX1hJTElOWFBTMiBpcyBub3Qgc2V0CkNPTkZJR19TRVJJT19SQVc9bQpD T05GSUdfR0FNRVBPUlQ9bQpDT05GSUdfR0FNRVBPUlRfTlM1NTg9bQpDT05GSUdfR0FNRVBPUlRf TDQ9bQoKIwojIENoYXJhY3RlciBkZXZpY2VzCiMKQ09ORklHX1ZUPXkKQ09ORklHX1ZUX0NPTlNP TEU9eQpDT05GSUdfSFdfQ09OU09MRT15CiMgQ09ORklHX1ZUX0hXX0NPTlNPTEVfQklORElORyBp cyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9OT05TVEFOREFSRCBpcyBub3Qgc2V0CgojCiMgU2Vy aWFsIGRyaXZlcnMKIwpDT05GSUdfU0VSSUFMXzgyNTA9eQpDT05GSUdfU0VSSUFMXzgyNTBfQ09O U09MRT15CiMgQ09ORklHX1NFUklBTF84MjUwX0NTIGlzIG5vdCBzZXQKQ09ORklHX1NFUklBTF84 MjUwX05SX1VBUlRTPTMyCkNPTkZJR19TRVJJQUxfODI1MF9SVU5USU1FX1VBUlRTPTQKIyBDT05G SUdfU0VSSUFMXzgyNTBfRVhURU5ERUQgaXMgbm90IHNldAoKIwojIE5vbi04MjUwIHNlcmlhbCBw b3J0IHN1cHBvcnQKIwojIENPTkZJR19TRVJJQUxfVUFSVExJVEUgaXMgbm90IHNldApDT05GSUdf U0VSSUFMX0NPUkU9eQpDT05GSUdfU0VSSUFMX0NPUkVfQ09OU09MRT15CkNPTkZJR19VTklYOThf UFRZUz15CiMgQ09ORklHX0xFR0FDWV9QVFlTIGlzIG5vdCBzZXQKIyBDT05GSUdfSVBNSV9IQU5E TEVSIGlzIG5vdCBzZXQKIyBDT05GSUdfV0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19IV19S QU5ET00gaXMgbm90IHNldAojIENPTkZJR19OVlJBTSBpcyBub3Qgc2V0CiMgQ09ORklHX0dFTl9S VEMgaXMgbm90IHNldAojIENPTkZJR19SMzk2NCBpcyBub3Qgc2V0CgojCiMgUENNQ0lBIGNoYXJh Y3RlciBkZXZpY2VzCiMKIyBDT05GSUdfU1lOQ0xJTktfQ1MgaXMgbm90IHNldApDT05GSUdfQ0FS RE1BTl80MDAwPW0KQ09ORklHX0NBUkRNQU5fNDA0MD1tCiMgQ09ORklHX1JBV19EUklWRVIgaXMg bm90IHNldAojIENPTkZJR19JMkMgaXMgbm90IHNldAoKIwojIFNQSSBzdXBwb3J0CiMKIyBDT05G SUdfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX01BU1RFUiBpcyBub3Qgc2V0CiMgQ09ORklH X1cxIGlzIG5vdCBzZXQKIyBDT05GSUdfUE9XRVJfU1VQUExZIGlzIG5vdCBzZXQKIyBDT05GSUdf SFdNT04gaXMgbm90IHNldAoKIwojIE11bHRpZnVuY3Rpb24gZGV2aWNlIGRyaXZlcnMKIwojIENP TkZJR19NRkRfU001MDEgaXMgbm90IHNldAoKIwojIE11bHRpbWVkaWEgZGV2aWNlcwojCkNPTkZJ R19WSURFT19ERVY9bQpDT05GSUdfVklERU9fVjRMMT15CkNPTkZJR19WSURFT19WNEwxX0NPTVBB VD15CkNPTkZJR19WSURFT19WNEwyPXkKQ09ORklHX1ZJREVPX0NBUFRVUkVfRFJJVkVSUz15CiMg Q09ORklHX1ZJREVPX0FEVl9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19IRUxQRVJfQ0hJ UFNfQVVUTz15CkNPTkZJR19WSURFT19DUElBPW0KQ09ORklHX1JBRElPX0FEQVBURVJTPXkKQ09O RklHX0RBQj15CgojCiMgR3JhcGhpY3Mgc3VwcG9ydAojCkNPTkZJR19CQUNLTElHSFRfTENEX1NV UFBPUlQ9eQpDT05GSUdfTENEX0NMQVNTX0RFVklDRT1tCkNPTkZJR19CQUNLTElHSFRfQ0xBU1Nf REVWSUNFPW0KCiMKIyBEaXNwbGF5IGRldmljZSBzdXBwb3J0CiMKIyBDT05GSUdfRElTUExBWV9T VVBQT1JUIGlzIG5vdCBzZXQKQ09ORklHX1ZHQVNUQVRFPW0KQ09ORklHX1ZJREVPX09VVFBVVF9D T05UUk9MPW0KQ09ORklHX0ZCPXkKIyBDT05GSUdfRklSTVdBUkVfRURJRCBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX0REQyBpcyBub3Qgc2V0CkNPTkZJR19GQl9DRkJfRklMTFJFQ1Q9bQpDT05GSUdf RkJfQ0ZCX0NPUFlBUkVBPW0KQ09ORklHX0ZCX0NGQl9JTUFHRUJMSVQ9bQojIENPTkZJR19GQl9T WVNfRklMTFJFQ1QgaXMgbm90IHNldAojIENPTkZJR19GQl9TWVNfQ09QWUFSRUEgaXMgbm90IHNl dAojIENPTkZJR19GQl9TWVNfSU1BR0VCTElUIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfU1lTX0ZP UFMgaXMgbm90IHNldApDT05GSUdfRkJfREVGRVJSRURfSU89eQojIENPTkZJR19GQl9TVkdBTElC IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTUFDTU9ERVMgaXMgbm90IHNldAojIENPTkZJR19GQl9C QUNLTElHSFQgaXMgbm90IHNldApDT05GSUdfRkJfTU9ERV9IRUxQRVJTPXkKQ09ORklHX0ZCX1RJ TEVCTElUVElORz15CgojCiMgRnJhbWUgYnVmZmVyIGhhcmR3YXJlIGRyaXZlcnMKIwojIENPTkZJ R19GQl9DVDY1NTUwIGlzIG5vdCBzZXQKQ09ORklHX0ZCX1ZHQTE2PW0KIyBDT05GSUdfRkJfUzFE MTNYWFggaXMgbm90IHNldAojIENPTkZJR19GQl9JQk1fR1hUNDUwMCBpcyBub3Qgc2V0CiMgQ09O RklHX0ZCX1hJTElOWCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZJUlRVQUwgaXMgbm90IHNldAoK IwojIENvbnNvbGUgZGlzcGxheSBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19EVU1NWV9DT05TT0xF PXkKQ09ORklHX0ZSQU1FQlVGRkVSX0NPTlNPTEU9eQojIENPTkZJR19GUkFNRUJVRkZFUl9DT05T T0xFX0RFVEVDVF9QUklNQVJZIGlzIG5vdCBzZXQKQ09ORklHX0ZSQU1FQlVGRkVSX0NPTlNPTEVf Uk9UQVRJT049eQojIENPTkZJR19GT05UUyBpcyBub3Qgc2V0CkNPTkZJR19GT05UXzh4OD15CkNP TkZJR19GT05UXzh4MTY9eQpDT05GSUdfTE9HTz15CiMgQ09ORklHX0xPR09fTElOVVhfTU9OTyBp cyBub3Qgc2V0CiMgQ09ORklHX0xPR09fTElOVVhfVkdBMTYgaXMgbm90IHNldApDT05GSUdfTE9H T19MSU5VWF9DTFVUMjI0PXkKCiMKIyBTb3VuZAojCkNPTkZJR19TT1VORD1tCgojCiMgQWR2YW5j ZWQgTGludXggU291bmQgQXJjaGl0ZWN0dXJlCiMKQ09ORklHX1NORD1tCkNPTkZJR19TTkRfVElN RVI9bQpDT05GSUdfU05EX1BDTT1tCkNPTkZJR19TTkRfUkFXTUlEST1tCkNPTkZJR19TTkRfU0VR VUVOQ0VSPW0KQ09ORklHX1NORF9TRVFfRFVNTVk9bQpDT05GSUdfU05EX09TU0VNVUw9eQpDT05G SUdfU05EX01JWEVSX09TUz1tCkNPTkZJR19TTkRfUENNX09TUz1tCkNPTkZJR19TTkRfUENNX09T U19QTFVHSU5TPXkKQ09ORklHX1NORF9TRVFVRU5DRVJfT1NTPXkKQ09ORklHX1NORF9EWU5BTUlD X01JTk9SUz15CiMgQ09ORklHX1NORF9TVVBQT1JUX09MRF9BUEkgaXMgbm90IHNldApDT05GSUdf U05EX1ZFUkJPU0VfUFJPQ0ZTPXkKIyBDT05GSUdfU05EX1ZFUkJPU0VfUFJJTlRLIGlzIG5vdCBz ZXQKIyBDT05GSUdfU05EX0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBHZW5lcmljIGRldmljZXMKIwpD T05GSUdfU05EX01QVTQwMV9VQVJUPW0KQ09ORklHX1NORF9EVU1NWT1tCkNPTkZJR19TTkRfVklS TUlEST1tCkNPTkZJR19TTkRfTVRQQVY9bQojIENPTkZJR19TTkRfU0VSSUFMX1UxNjU1MCBpcyBu b3Qgc2V0CkNPTkZJR19TTkRfTVBVNDAxPW0KIyBDT05GSUdfU05EX01MNDAzX0FDOTdDUiBpcyBu b3Qgc2V0CgojCiMgQUxTQSBQb3dlck1hYyBkZXZpY2VzCiMKCiMKIyBBTFNBIFBvd2VyTWFjIHJl cXVpcmVzIEkyQwojCgojCiMgQUxTQSBQb3dlclBDIGRldmljZXMKIwoKIwojIFBDTUNJQSBkZXZp Y2VzCiMKIyBDT05GSUdfU05EX1ZYUE9DS0VUIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1BEQVVE SU9DRiBpcyBub3Qgc2V0CgojCiMgU3lzdGVtIG9uIENoaXAgYXVkaW8gc3VwcG9ydAojCiMgQ09O RklHX1NORF9TT0MgaXMgbm90IHNldAoKIwojIFNvQyBBdWRpbyBzdXBwb3J0IGZvciBTdXBlckgK IwoKIwojIE9wZW4gU291bmQgU3lzdGVtCiMKIyBDT05GSUdfU09VTkRfUFJJTUUgaXMgbm90IHNl dAojIENPTkZJR19ISURfU1VQUE9SVCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TVVBQT1JUIGlz IG5vdCBzZXQKIyBDT05GSUdfTU1DIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVXX0xFRFMgaXMgbm90 IHNldAojIENPTkZJR19SVENfQ0xBU1MgaXMgbm90IHNldAoKIwojIERNQSBFbmdpbmUgc3VwcG9y dAojCiMgQ09ORklHX0RNQV9FTkdJTkUgaXMgbm90IHNldAoKIwojIERNQSBDbGllbnRzCiMKCiMK IyBETUEgRGV2aWNlcwojCgojCiMgVXNlcnNwYWNlIEkvTwojCiMgQ09ORklHX1VJTyBpcyBub3Qg c2V0CgojCiMgRmlsZSBzeXN0ZW1zCiMKIyBDT05GSUdfRVhUMl9GUyBpcyBub3Qgc2V0CiMgQ09O RklHX0VYVDNfRlMgaXMgbm90IHNldAojIENPTkZJR19SRUlTRVJGU19GUyBpcyBub3Qgc2V0CiMg Q09ORklHX0pGU19GUyBpcyBub3Qgc2V0CkNPTkZJR19GU19QT1NJWF9BQ0w9eQojIENPTkZJR19Y RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19PQ0ZTMl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX01J TklYX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfUk9NRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19J Tk9USUZZIGlzIG5vdCBzZXQKIyBDT05GSUdfUVVPVEEgaXMgbm90IHNldApDT05GSUdfRE5PVElG WT15CiMgQ09ORklHX0FVVE9GU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0FVVE9GUzRfRlMgaXMg bm90IHNldAojIENPTkZJR19GVVNFX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0dFTkVSSUNfQUNMPXkK CiMKIyBDRC1ST00vRFZEIEZpbGVzeXN0ZW1zCiMKIyBDT05GSUdfSVNPOTY2MF9GUyBpcyBub3Qg c2V0CiMgQ09ORklHX1VERl9GUyBpcyBub3Qgc2V0CgojCiMgRE9TL0ZBVC9OVCBGaWxlc3lzdGVt cwojCkNPTkZJR19GQVRfRlM9eQpDT05GSUdfTVNET1NfRlM9eQpDT05GSUdfVkZBVF9GUz15CkNP TkZJR19GQVRfREVGQVVMVF9DT0RFUEFHRT00MzcKQ09ORklHX0ZBVF9ERUZBVUxUX0lPQ0hBUlNF VD0iYXNjaWkiCiMgQ09ORklHX05URlNfRlMgaXMgbm90IHNldAoKIwojIFBzZXVkbyBmaWxlc3lz dGVtcwojCkNPTkZJR19QUk9DX0ZTPXkKQ09ORklHX1BST0NfS0NPUkU9eQpDT05GSUdfUFJPQ19T WVNDVEw9eQpDT05GSUdfU1lTRlM9eQpDT05GSUdfVE1QRlM9eQpDT05GSUdfVE1QRlNfUE9TSVhf QUNMPXkKIyBDT05GSUdfSFVHRVRMQl9QQUdFIGlzIG5vdCBzZXQKQ09ORklHX1JBTUZTPXkKCiMK IyBNaXNjZWxsYW5lb3VzIGZpbGVzeXN0ZW1zCiMKIyBDT05GSUdfSEZTUExVU19GUyBpcyBub3Qg c2V0CiMgQ09ORklHX0NSQU1GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1ZYRlNfRlMgaXMgbm90IHNl dAojIENPTkZJR19IUEZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfUU5YNEZTX0ZTIGlzIG5vdCBz ZXQKIyBDT05GSUdfU1lTVl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VGU19GUyBpcyBub3Qgc2V0 CgojCiMgTmV0d29yayBGaWxlIFN5c3RlbXMKIwoKIwojIFBhcnRpdGlvbiBUeXBlcwojCiMgQ09O RklHX1BBUlRJVElPTl9BRFZBTkNFRCBpcyBub3Qgc2V0CkNPTkZJR19NU0RPU19QQVJUSVRJT049 eQoKIwojIE5hdGl2ZSBMYW5ndWFnZSBTdXBwb3J0CiMKQ09ORklHX05MUz15CkNPTkZJR19OTFNf REVGQVVMVD0idXRmOCIKQ09ORklHX05MU19DT0RFUEFHRV80Mzc9eQojIENPTkZJR19OTFNfQ09E RVBBR0VfNzM3IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzc3NSBpcyBub3Qgc2V0 CiMgQ09ORklHX05MU19DT0RFUEFHRV84NTAgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBB R0VfODUyIGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzg1NSBpcyBub3Qgc2V0CiMg Q09ORklHX05MU19DT0RFUEFHRV84NTcgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0Vf ODYwIGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzg2MSBpcyBub3Qgc2V0CiMgQ09O RklHX05MU19DT0RFUEFHRV84NjIgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODYz IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzg2NCBpcyBub3Qgc2V0CiMgQ09ORklH X05MU19DT0RFUEFHRV84NjUgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODY2IGlz IG5vdCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzg2OSBpcyBub3Qgc2V0CiMgQ09ORklHX05M U19DT0RFUEFHRV85MzYgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfOTUwIGlzIG5v dCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzkzMiBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19D T0RFUEFHRV85NDkgaXMgbm90IHNldAojIENPTkZJR19OTFNfQ09ERVBBR0VfODc0IGlzIG5vdCBz ZXQKIyBDT05GSUdfTkxTX0lTTzg4NTlfOCBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19DT0RFUEFH RV8xMjUwIGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0NPREVQQUdFXzEyNTEgaXMgbm90IHNldAoj IENPTkZJR19OTFNfQVNDSUkgaXMgbm90IHNldAojIENPTkZJR19OTFNfSVNPODg1OV8xIGlzIG5v dCBzZXQKIyBDT05GSUdfTkxTX0lTTzg4NTlfMiBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084 ODU5XzMgaXMgbm90IHNldAojIENPTkZJR19OTFNfSVNPODg1OV80IGlzIG5vdCBzZXQKIyBDT05G SUdfTkxTX0lTTzg4NTlfNSBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084ODU5XzYgaXMgbm90 IHNldAojIENPTkZJR19OTFNfSVNPODg1OV83IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX0lTTzg4 NTlfOSBpcyBub3Qgc2V0CiMgQ09ORklHX05MU19JU084ODU5XzEzIGlzIG5vdCBzZXQKIyBDT05G SUdfTkxTX0lTTzg4NTlfMTQgaXMgbm90IHNldAojIENPTkZJR19OTFNfSVNPODg1OV8xNSBpcyBu b3Qgc2V0CiMgQ09ORklHX05MU19LT0k4X1IgaXMgbm90IHNldAojIENPTkZJR19OTFNfS09JOF9V IGlzIG5vdCBzZXQKIyBDT05GSUdfTkxTX1VURjggaXMgbm90IHNldAoKIwojIElCTSA0MHggb3B0 aW9ucwojCgojCiMgTGlicmFyeSByb3V0aW5lcwojCkNPTkZJR19CSVRSRVZFUlNFPXkKIyBDT05G SUdfQ1JDX0NDSVRUIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JDMTYgaXMgbm90IHNldAojIENPTkZJ R19DUkNfSVRVX1QgaXMgbm90IHNldApDT05GSUdfQ1JDMzI9eQojIENPTkZJR19DUkM3IGlzIG5v dCBzZXQKQ09ORklHX0xJQkNSQzMyQz15CkNPTkZJR19URVhUU0VBUkNIPXkKQ09ORklHX1RFWFRT RUFSQ0hfS01QPW0KQ09ORklHX1RFWFRTRUFSQ0hfQk09bQpDT05GSUdfVEVYVFNFQVJDSF9GU009 bQpDT05GSUdfUExJU1Q9eQpDT05GSUdfSEFTX0lPTUVNPXkKQ09ORklHX0hBU19JT1BPUlQ9eQpD T05GSUdfSEFTX0RNQT15CiMgQ09ORklHX1BST0ZJTElORyBpcyBub3Qgc2V0CgojCiMgS2VybmVs IGhhY2tpbmcKIwojIENPTkZJR19QUklOVEtfVElNRSBpcyBub3Qgc2V0CiMgQ09ORklHX0VOQUJM RV9NVVNUX0NIRUNLIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFHSUNfU1lTUlEgaXMgbm90IHNldAoj IENPTkZJR19VTlVTRURfU1lNQk9MUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0ZTIGlzIG5v dCBzZXQKIyBDT05GSUdfSEVBREVSU19DSEVDSyBpcyBub3Qgc2V0CkNPTkZJR19ERUJVR19LRVJO RUw9eQojIENPTkZJR19ERUJVR19TSElSUSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVEVDVF9TT0ZU TE9DS1VQIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NIRURfREVCVUcgaXMgbm90IHNldAojIENPTkZJ R19TQ0hFRFNUQVRTIGlzIG5vdCBzZXQKIyBDT05GSUdfVElNRVJfU1RBVFMgaXMgbm90IHNldAoj IENPTkZJR19ERUJVR19TTEFCIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfUlRfTVVURVhFUyBp cyBub3Qgc2V0CiMgQ09ORklHX1JUX01VVEVYX1RFU1RFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0RF QlVHX1NQSU5MT0NLIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfTVVURVhFUyBpcyBub3Qgc2V0 CiMgQ09ORklHX0RFQlVHX1NQSU5MT0NLX1NMRUVQIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdf TE9DS0lOR19BUElfU0VMRlRFU1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfS09CSkVDVCBp cyBub3Qgc2V0CkNPTkZJR19ERUJVR19CVUdWRVJCT1NFPXkKQ09ORklHX0RFQlVHX0lORk89eQoj IENPTkZJR19ERUJVR19WTSBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0xJU1QgaXMgbm90IHNl dAojIENPTkZJR19GT1JDRURfSU5MSU5JTkcgaXMgbm90IHNldAojIENPTkZJR19SQ1VfVE9SVFVS RV9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfRkFVTFRfSU5KRUNUSU9OIGlzIG5vdCBzZXQKQ09O RklHX0tHREI9eQpDT05GSUdfS0dEQl9UVFlTMD15CiMgQ09ORklHX0tHREJfVFRZUzEgaXMgbm90 IHNldAojIENPTkZJR19LR0RCX1RUWVMyIGlzIG5vdCBzZXQKIyBDT05GSUdfS0dEQl9UVFlTMyBp cyBub3Qgc2V0CiMgQ09ORklHX1hNT04gaXMgbm90IHNldAojIENPTkZJR19CRElfU1dJVENIIGlz IG5vdCBzZXQKQ09ORklHX1NFUklBTF9URVhUX0RFQlVHPXkKCiMKIyBTZWN1cml0eSBvcHRpb25z CiMKIyBDT05GSUdfS0VZUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFQ1VSSVRZIGlzIG5vdCBzZXQK IyBDT05GSUdfQ1JZUFRPIGlzIG5vdCBzZXQK ------=_Part_31015_26884045.1197475840736--