From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <severo.ricardo@gmail.com>
Received: from qb-out-0506.google.com (qb-out-0506.google.com [72.14.204.231])
	by ozlabs.org (Postfix) with ESMTP id 2735ADE199
	for <linuxppc-embedded@ozlabs.org>;
	Thu, 14 Feb 2008 05:03:27 +1100 (EST)
Received: by qb-out-0506.google.com with SMTP id e11so9782433qbe.15
	for <linuxppc-embedded@ozlabs.org>;
	Wed, 13 Feb 2008 10:03:26 -0800 (PST)
Message-ID: <5ee408090802131003m4b8e632cu931769bc77f9b439@mail.gmail.com>
Date: Wed, 13 Feb 2008 16:03:25 -0200
From: "Ricardo Ayres Severo" <severo.ricardo@gmail.com>
Subject: Re: TLB Miss booting linux kernel on ppc 405
Cc: linuxppc-embedded@ozlabs.org
In-Reply-To: <440abda90802130951h7a23743asc85454bf089c7e55@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1
References: <5ee408090802130850w130ce09an507ca5c4d41cc5a8@mail.gmail.com>
	<440abda90802130917x79c3c990j6a1fc7c12ba05ed7@mail.gmail.com>
	<5ee408090802130938u7d069636g42a496e489fe5b80@mail.gmail.com>
	<440abda90802130951h7a23743asc85454bf089c7e55@mail.gmail.com>
List-Id: Linux on Embedded PowerPC Developers Mail List
	<linuxppc-embedded.ozlabs.org>
List-Unsubscribe: <https://ozlabs.org/mailman/listinfo/linuxppc-embedded>,
	<mailto:linuxppc-embedded-request@ozlabs.org?subject=unsubscribe>
List-Archive: <http://ozlabs.org/pipermail/linuxppc-embedded>
List-Post: <mailto:linuxppc-embedded@ozlabs.org>
List-Help: <mailto:linuxppc-embedded-request@ozlabs.org?subject=help>
List-Subscribe: <https://ozlabs.org/mailman/listinfo/linuxppc-embedded>,
	<mailto:linuxppc-embedded-request@ozlabs.org?subject=subscribe>

Here are the srr dump:
  srr0: c0002218
  srr1: 00021030
  srr2: 00001154
  srr3: 00000000

On Feb 13, 2008 3:51 PM, David Baird <dhbaird@gmail.com> wrote:
> On Feb 13, 2008 10:38 AM, Ricardo Ayres Severo <severo.ricardo@gmail.com> wrote:
> > I tracked the kernel execution using step one instruction (si) on gdb
> > and matching the jumps with the System.map.
> > It is a Data TLB Miss and this is the register dump after the miss occurs:
> >
> >     r1: 00502090
> >     r2: 0000000f
> >     r3: c00003c0
> >     r4: c0000000
> >     r5: 00000000
> >     r6: 00000000
> >     r7: 74747955
> >     r8: 4c302c39
> >     r9: 00000000
> >     pc: 00001100
> >     lr: 00000018
>
> Can you also past the special registers (srrd in XMD)?  I am very
> curious about SRR0 and SRR1 and maybe some of the others.
>
> > Now I'm checking the PPC cache configurations on XPS, because when
> > treating the DTLB Miss Exception a Machine Check Exception occurs when
> > it works with L1. Does this makes sense or am I confusing things?
>
> Too soon for me to tell :-)
>
> _______________________________________________
> Linuxppc-embedded mailing list
> Linuxppc-embedded@ozlabs.org
> https://ozlabs.org/mailman/listinfo/linuxppc-embedded
>



-- 
Ricardo Ayres Severo <severo.ricardo@gmail.com>