From: ghannon@cspi.com
To: "???" <ksshin@essetel.com>
Cc: linuxppc-embedded@lists.linuxppc.org
Subject: Re: interrupt handling in 7410+64260
Date: Wed, 27 Aug 2003 09:38:13 -0400 [thread overview]
Message-ID: <85256D8F.004ABAE9.00@pine.cspi.com> (raw)
> 2. request_irq(77, ...)
> 77 means bit 15 of GPP_INTERRUPT_CAUSE register.
There is an offset of 64, try 79 vs 77 to get bit 15.
"???" <ksshin@essetel.com> on 08/27/2003 12:23:55 AM
I use 2.4.18 kernel from montavista.
I set MPP_CNTL_x reigster as gpp,
GPP_IO_CNTL as input, GPP_LEVEL_CNTL as active low
after that, I call request_irq(irq_num, ...); function.
when I call request_irq(), I try two type.
1. request_irq(57, ...)
57 means bit 25 of MAIN_INTERRUPT_CAUSE register.
2. request_irq(77, ...)
77 means bit 15 of GPP_INTERRUPT_CAUSE register.
in case of 1.
when interrupt is occurred, then kernel is dead. and no message
is printed.
in case of 2.
when interrupt is occurred, but nothing is happened and also
bit 25 of MAIN_INTERRUPT_MASK_HI is not set.
also try to set that bit, but not setted...
In Linux kernel, there is a example about handling internal
interrupt(mpsc as serial, ethernet), but I can't find the example for
about handling external interrupt with GPP.
Is there anyone who know that how to handle the external interrupt
with GPP in 7410/64260?
----- Original Message -----
From: "Paul White" <pwhite@bivio.net>
Sent: Wednesday, August 27, 2003 12:18 PM
Subject: Re: interrupt handling in 7410+64260
> Its been a little while since I've looked at the GT64260 manual, but I
> believe you configure the MPP pins as interrupt pins. These then are
> masked/seen via the GPP_INTR_CAUSE (0xf108) and GPP_INTR_MASK (0xf10c)
> registers. Then, I believe that somewhere in the CPU's mask, you can
> enable/disable the GPP/MPP interrupts.
>
> This is what I recall from memory, but hopefully it'll get you
> started.
> On Wed, 27 Aug 2003, [ks_c_5601-1987]
> >
> > I have a custom MPC7410 + GT64260 board and I successfully ported
> > linux to that board. Now, I am trying to handle the mii interrupt.
> > The MII INT Line is connected to MPP 14, 15. How to handle that
> > interrupt or where I can find out the example for external interrupt
> > with MPP
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
next reply other threads:[~2003-08-27 13:38 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2003-08-27 13:38 ghannon [this message]
2003-08-27 17:22 ` interrupt handling in 7410+64260 Mark A. Greer
-- strict thread matches above, loose matches on Subject: below --
2003-08-27 2:21 신경수
2003-08-27 3:18 ` Paul White
2003-08-27 4:23 ` ???
2003-08-27 17:21 ` Mark A. Greer
2003-09-08 4:49 ` ???
2003-09-08 5:38 ` Dan Kegel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=85256D8F.004ABAE9.00@pine.cspi.com \
--to=ghannon@cspi.com \
--cc=ksshin@essetel.com \
--cc=linuxppc-embedded@lists.linuxppc.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).