* GE IMP3a
@ 2012-08-15 21:32 Kumar Gala
2012-08-21 12:39 ` Martyn Welch
0 siblings, 1 reply; 4+ messages in thread
From: Kumar Gala @ 2012-08-15 21:32 UTC (permalink / raw)
To: Martyn Welch; +Cc: linuxppc-dev@lists.ozlabs.org list
Martyn,
Do you know why ge_imp3a.c has 0x9000 as the 'primary' PCIe bus on the board?
- k
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: GE IMP3a
2012-08-15 21:32 GE IMP3a Kumar Gala
@ 2012-08-21 12:39 ` Martyn Welch
2012-08-21 13:58 ` Kumar Gala
0 siblings, 1 reply; 4+ messages in thread
From: Martyn Welch @ 2012-08-21 12:39 UTC (permalink / raw)
To: Kumar Gala; +Cc: linuxppc-dev@lists.ozlabs.org list
On 15/08/12 22:32, Kumar Gala wrote:
> Do you know why ge_imp3a.c has 0x9000 as the 'primary' PCIe bus on the board?
>
Hi Kumar,
Sorry, missed your mail.
At a quick guess it's because that's the interface that is used for the
on-board PCI devices.
Martyn
--
Martyn Welch (Lead Software Engineer) | Registered in England and Wales
GE Intelligent Platforms | (3828642) at 100 Barbirolli Square
T +44(0)1327322748 | Manchester, M2 3AB
E martyn.welch@ge.com | VAT:GB 927559189
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: GE IMP3a
2012-08-21 12:39 ` Martyn Welch
@ 2012-08-21 13:58 ` Kumar Gala
2012-08-22 9:53 ` Martyn Welch
0 siblings, 1 reply; 4+ messages in thread
From: Kumar Gala @ 2012-08-21 13:58 UTC (permalink / raw)
To: Martyn Welch; +Cc: linuxppc-dev@lists.ozlabs.org list
On Aug 21, 2012, at 7:39 AM, Martyn Welch wrote:
> On 15/08/12 22:32, Kumar Gala wrote:
>> Do you know why ge_imp3a.c has 0x9000 as the 'primary' PCIe bus on =
the board?
>>=20
>=20
> Hi Kumar,
>=20
> Sorry, missed your mail.
np.
> At a quick guess it's because that's the interface that is used for =
the
> on-board PCI devices.
What PCI devices are on-board?
Does the board have any PCIe-ISA bridges?
[ if you can generate an lspci dump, that might answer some of these =
questions ]
thanks
- k=
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: GE IMP3a
2012-08-21 13:58 ` Kumar Gala
@ 2012-08-22 9:53 ` Martyn Welch
0 siblings, 0 replies; 4+ messages in thread
From: Martyn Welch @ 2012-08-22 9:53 UTC (permalink / raw)
To: Kumar Gala; +Cc: linuxppc-dev@lists.ozlabs.org list
On 21/08/12 14:58, Kumar Gala wrote:
>
> On Aug 21, 2012, at 7:39 AM, Martyn Welch wrote:
>
>> On 15/08/12 22:32, Kumar Gala wrote:
>>> Do you know why ge_imp3a.c has 0x9000 as the 'primary' PCIe bus on the board?
>>>
>>
>> Hi Kumar,
>>
>> Sorry, missed your mail.
>
> np.
>
>> At a quick guess it's because that's the interface that is used for the
>> on-board PCI devices.
>
> What PCI devices are on-board?
>
Just SATA.
> Does the board have any PCIe-ISA bridges?
>
No, though SERDES Port 1 is connected to a PCie-PCI non-transparent bridge to
a PCI backplane.
> [ if you can generate an lspci dump, that might answer some of these questions ]
>
Sorry, I don't have easy access to a board at the moment.
Martyn
--
Martyn Welch (Lead Software Engineer) | Registered in England and Wales
GE Intelligent Platforms | (3828642) at 100 Barbirolli Square
T +44(0)1327322748 | Manchester, M2 3AB
E martyn.welch@ge.com | VAT:GB 927559189
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2012-08-22 9:53 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2012-08-15 21:32 GE IMP3a Kumar Gala
2012-08-21 12:39 ` Martyn Welch
2012-08-21 13:58 ` Kumar Gala
2012-08-22 9:53 ` Martyn Welch
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).