From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Subject: Re: [PATCH 12/15] powerpc/book3e: Use way 3 for linear mapping bolted entry Mime-Version: 1.0 (Apple Message framework v1084) Content-Type: text/plain; charset=us-ascii From: Kumar Gala In-Reply-To: Date: Mon, 18 Apr 2011 07:43:56 -0500 Message-Id: References: To: Michael Ellerman Cc: Jimi Xenidis , linuxppc-dev@ozlabs.org, David Gibson , imunsie@au.ibm.com, jack@codezen.org List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , On Apr 15, 2011, at 3:32 AM, Michael Ellerman wrote: > From: Benjamin Herrenschmidt >=20 > An erratum on A2 can lead to the bolted entry we insert for the linear > mapping being evicted, to avoid that write the bolted entry to way 3. >=20 > Signed-off-by: Benjamin Herrenschmidt > Signed-off-by: Michael Ellerman > --- > arch/powerpc/kernel/exceptions-64e.S | 5 +++-- > 1 files changed, 3 insertions(+), 2 deletions(-) >=20 > diff --git a/arch/powerpc/kernel/exceptions-64e.S = b/arch/powerpc/kernel/exceptions-64e.S > index 5c43063..e6c0926 100644 > --- a/arch/powerpc/kernel/exceptions-64e.S > +++ b/arch/powerpc/kernel/exceptions-64e.S > @@ -864,8 +864,9 @@ have_hes: > * that will have to be made dependent on whether we are running = under > * a hypervisor I suppose. > */ > - ori r3,r3,MAS0_HES | MAS0_WQ_ALLWAYS > - mtspr SPRN_MAS0,r3 > + ori r11,r3,MAS0_WQ_ALLWAYS > + oris r11,r11,MAS0_ESEL(3)@h /* Use way 3: workaround A2 = erratum 376 */ > + mtspr SPRN_MAS0,r11 > lis r3,(MAS1_VALID | MAS1_IPROT)@h > ori r3,r3,BOOK3E_PAGESZ_1GB << MAS1_TSIZE_SHIFT > mtspr SPRN_MAS1,r3 Seems like this should have a MMU Feature bit or something for A2. - k=