* [PATCH] [POWERPC] FSL: Access PCIe LTSSM register with correct size
@ 2007-10-04 5:29 Kumar Gala
0 siblings, 0 replies; only message in thread
From: Kumar Gala @ 2007-10-04 5:29 UTC (permalink / raw)
To: linuxppc-dev
The LTSSM register is actual 32-bits wide so we should be doing a
dword access.
---
arch/powerpc/sysdev/fsl_pci.c | 4 ++--
1 files changed, 2 insertions(+), 2 deletions(-)
minor cleanup patch
diff --git a/arch/powerpc/sysdev/fsl_pci.c b/arch/powerpc/sysdev/fsl_pci.c
index 98290f4..af090c9 100644
--- a/arch/powerpc/sysdev/fsl_pci.c
+++ b/arch/powerpc/sysdev/fsl_pci.c
@@ -160,8 +160,8 @@ static void __init quirk_fsl_pcie_transparent(struct pci_dev *dev)
int __init fsl_pcie_check_link(struct pci_controller *hose)
{
- u16 val;
- early_read_config_word(hose, 0, 0, PCIE_LTSSM, &val);
+ u32 val;
+ early_read_config_dword(hose, 0, 0, PCIE_LTSSM, &val);
if (val < PCIE_LTSSM_L0)
return 1;
return 0;
--
1.5.2.4
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2007-10-04 5:30 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2007-10-04 5:29 [PATCH] [POWERPC] FSL: Access PCIe LTSSM register with correct size Kumar Gala
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).