From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.ozlabs.org (lists.ozlabs.org [112.213.38.117]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 15BF4C3DA7F for ; Mon, 5 Aug 2024 23:53:49 +0000 (UTC) Authentication-Results: lists.ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=google.com header.i=@google.com header.a=rsa-sha256 header.s=20230601 header.b=DJJ3dqJK; dkim-atps=neutral Received: from boromir.ozlabs.org (localhost [IPv6:::1]) by lists.ozlabs.org (Postfix) with ESMTP id 4WdCvH51XJz3cYW for ; Tue, 6 Aug 2024 09:53:47 +1000 (AEST) Authentication-Results: lists.ozlabs.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: lists.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=google.com header.i=@google.com header.a=rsa-sha256 header.s=20230601 header.b=DJJ3dqJK; dkim-atps=neutral Authentication-Results: lists.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=flex--seanjc.bounces.google.com (client-ip=2607:f8b0:4864:20::1149; helo=mail-yw1-x1149.google.com; envelope-from=33mwxzgykdksdplyunrzzrwp.nzxwtyfiaan-opgwtded.zkwlmd.zcr@flex--seanjc.bounces.google.com; receiver=lists.ozlabs.org) Received: from mail-yw1-x1149.google.com (mail-yw1-x1149.google.com [IPv6:2607:f8b0:4864:20::1149]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 4WdCtW4yZXz30V2 for ; Tue, 6 Aug 2024 09:53:06 +1000 (AEST) Received: by mail-yw1-x1149.google.com with SMTP id 00721157ae682-666010fb35cso5218297b3.0 for ; Mon, 05 Aug 2024 16:53:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1722901982; x=1723506782; darn=lists.ozlabs.org; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:from:to:cc:subject:date:message-id:reply-to; bh=8tNxfozveIy4KhK+t6BTSFuKqZ3CnwWBfLDeoqvVNkU=; b=DJJ3dqJKkWoSreE0x+ieAOQRDXqle+WrtT/8MSRnsPhB3REKZQ/avpLvKRqaqME8OG 8MGfgeN9BbvjB/oi6t0oW0DTFGja8wQ+ueOYuOFA01Qyxe8nbnKEB0IEYbwAPJHBxhZE tu4dJfYS+/5sSXIjZakFNLc69UpBrRWEJt8MVzp2bzoU63fys9K4Tpb1oja+QoVuWcAa X8hW0uULn+9MqvvWx0gipPwrnadlbDZlv3rHyWfzwo6FVjc8EyYoppdclYbtq4Tqp+Bb X+OG5KUMZDhNgF0rd/GRNy0FmPP5t430I37F3WSdLL/xkdpwUXarFnJ9PJKnP2/0vEOH I6zQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722901982; x=1723506782; h=cc:to:from:subject:message-id:references:mime-version:in-reply-to :date:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=8tNxfozveIy4KhK+t6BTSFuKqZ3CnwWBfLDeoqvVNkU=; b=k+PwkAtlOYy1OPjpw0YnyLmEmywtHrOOCm1N69YgaDlBIsaW35ByTgCYt3unLLYd0W U+3+gJfuWeLPGbshsL3M4IKt4nZdF5FgItPsV9Ymh2jkgW/hrdvjqb+G+Bsm/aAZAQOf tWSPcHfEhZyToixvo6aWYje3bRdklby0KNzR5Sv82yTtwQqlfe0Ua++GLJfN96QDdRnN STfswwRdH3cZ9TCgL9yQj8UN3VH8bxN+ijYVwx57emj0cDr8hWEK9ZBafxo8tSqM7b/L Y1RrrEvkFX/SqQjTQVsOf2mwYXEqcEa1HcAvmZ60nM0ZaMYYn9pCZ4B/bf8dZDuJcvLt 9E3g== X-Forwarded-Encrypted: i=1; AJvYcCXTlUOQpcod3XEtjTTK6xF0iue8B/W6w9iEJq9+Sj2EzZIabnqkNAq0CX7bZBI1N6EuPwO9OCypeGwf+Y25uYNUw34O6Wuri1DeYIWpBg== X-Gm-Message-State: AOJu0YyIOg58z6aRTvRlt05vZ/Ot/1/OSTUF+X9ACJKtmh8qfiqW+MsC y4QbCz6rXOHMECOLT3eclMO+UNoZKVT0pvd+R6jZNNzVNol9LZTA64DjT1jGNwtHCcw8pBHnTUf eLg== X-Google-Smtp-Source: AGHT+IHjgF0Ca8ethUSfrozdkFUFp0o0AUPtEhLPgrNZWa8lbUZ7qZQp3Z7lR+cNHb6EVM2g/AygpE/k1/Q= X-Received: from zagreus.c.googlers.com ([fda3:e722:ac3:cc00:7f:e700:c0a8:5c37]) (user=seanjc job=sendgmr) by 2002:a05:690c:f16:b0:691:a38c:a61d with SMTP id 00721157ae682-691a39bf26cmr3721507b3.3.1722901982364; Mon, 05 Aug 2024 16:53:02 -0700 (PDT) Date: Mon, 5 Aug 2024 16:53:01 -0700 In-Reply-To: Mime-Version: 1.0 References: <20240726235234.228822-1-seanjc@google.com> <20240726235234.228822-55-seanjc@google.com> Message-ID: Subject: Re: [PATCH v12 54/84] KVM: arm64: Mark "struct page" pfns accessed/dirty before dropping mmu_lock From: Sean Christopherson To: Oliver Upton Content-Type: text/plain; charset="us-ascii" X-BeenThere: linuxppc-dev@lists.ozlabs.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Linux on PowerPC Developers Mail List List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: kvm@vger.kernel.org, linux-kernel@vger.kernel.org, David Matlack , linux-riscv@lists.infradead.org, Claudio Imbrenda , Marc Zyngier , Janosch Frank , Huacai Chen , Fuad Tabba , Christian Borntraeger , Albert Ou , Bibo Mao , loongarch@lists.linux.dev, Paul Walmsley , kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-mips@vger.kernel.org, Palmer Dabbelt , David Stevens , kvm-riscv@lists.infradead.org, Anup Patel , Paolo Bonzini , Tianrui Zhao , linuxppc-dev@lists.ozlabs.org Errors-To: linuxppc-dev-bounces+linuxppc-dev=archiver.kernel.org@lists.ozlabs.org Sender: "Linuxppc-dev" On Mon, Aug 05, 2024, Oliver Upton wrote: > > > --- > > > arch/arm64/kvm/mmu.c | 10 ++++++---- > > > 1 file changed, 6 insertions(+), 4 deletions(-) > > > > > > diff --git a/arch/arm64/kvm/mmu.c b/arch/arm64/kvm/mmu.c > > > index 22ee37360c4e..ce13c3d884d5 100644 > > > --- a/arch/arm64/kvm/mmu.c > > > +++ b/arch/arm64/kvm/mmu.c > > > @@ -1685,15 +1685,17 @@ static int user_mem_abort(struct kvm_vcpu *vcpu, phys_addr_t fault_ipa, > > > } > > > > > > out_unlock: > > > + if (writable && !ret) > > > + kvm_set_pfn_dirty(pfn); > > > > I'm guessing you meant kvm_release_pfn_dirty() here, because this leaks > > a reference. Doh, I did indeed. Alternatively, this could be: if (writable && !ret) kvm_set_pfn_dirty(pfn); kvm_release_pfn_clean(pfn); It won't matter in the end, because this just becomes: kvm_release_faultin_page(kvm, page, !!ret, writable); So I guess the question is if you prefer to make the switch to an if-else in this path, or more implicitly in the conversion to kvm_release_faultin_page(). I made the same goof for RISC-V, perhaps to prove that I too can copy+paste arm64's MMU code ;-)