linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
From: arun sharma <arun.coral@gmail.com>
To: linuxppc-dev@ozlabs.org
Subject: registered SORDIMM MT9HTF6472RHY-667F1
Date: Mon, 16 Feb 2009 14:49:46 +0530	[thread overview]
Message-ID: <bb70857e0902160119m318eaee6l39066c3b63e8a960@mail.gmail.com> (raw)
In-Reply-To: <bb70857e0902130327u27fe4a4lcf743e08e66571c6@mail.gmail.com>

[-- Attachment #1: Type: text/plain, Size: 1920 bytes --]

i am using mpc8360 emds board.
it is working fine with socdimm.

but with sordimm not working.

there is minor change i have done it for sordimm as follows for testing
only.
/* sdram_cfg[3] = RD_EN - registered DIMM enable */
// if (spd.mod_attr & 0x02) vivek
// {
printf("sdramcfg[3] registered DIMM\n");
sdram_cfg |= SDRAM_CFG_RD_EN;
// }



//#if defined(CONFIG_DDR_2T_TIMING) vivek
/*
* Enable 2T timing by setting sdram_cfg[16].
*/
// sdram_cfg |= SDRAM_CFG_2T_EN;
//#endif

i have enabled spd_debug and check the configuration.

CPU:   e300c1, MPC8358_TBGA_EA, Rev: 2.1 at 396 MHz, CSB: 198 MHz
Board: Freescale MPC8360EMDS
I2C:   ready
DRAM:
DIMM type:       9HTF6472RHY-667F1
SPD size:        128
EEPROM size:     256
Memory type:     8
Row addr:        14
Column addr:     10
# of rows:       96
Row density:     128
# of banks:      4
Data width:      72
Chip width:      8
Refresh rate:    82
CAS latencies:   38
Write latencies: 04
tRP:             60
tRCD:            60


cs0_bnds = 0x0000001f
cs0_config = 0x80010202
DDR:bar=0x00000000
DDR:ar=0x8000001c
DDR: caslat SPD bit is 5
DDR:Module maximum data rate is: 666 MHz
DDR:Effective data rate is: 200MHz
DDR:The MSB 1 of CAS Latency is: 5
DDR: effective data rate is 200 MHz
DDR: caslat SPD bit is 5, controller field is 0x9
DDR: timing_cfg_0 = 0x00260802
DDR:timing_cfg_1=0x25293211
DDR:timing_cfg_2=0x0fa028c4

   DDR DIMM: data bus width is 64 bit with ECC
DDR:sdram_mode=0x04400252
DDR: sdram_mode2 = 0x00000000
DDR:sdram_interval=0x03050100
DDR: sdram_cfg2  = 0x00401000
DDR:sdram_clk_cntl=0x02000000
sdramcfg[3] registered DIMM
DDR:err_disable=0x0000000d
DDR:err_sbe=0x00ff0000
   DDRC ECC mode: ON
DDR:sdram_cfg=0xf3000000
ddr init: CPU FP write method

READY!!
ddr init duration: 2090 ms
512 MB (DDR2, 64-bit, ECC on, 198 MHz)
Testing DRAM from 0x00000000 to 0x00200000
DRAM test phase 1:
write done
DRAM test phase 2:
DRAM test passed.

regards

[-- Attachment #2: Type: text/html, Size: 2738 bytes --]

      parent reply	other threads:[~2009-02-16  9:19 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <bb70857e0902130327u27fe4a4lcf743e08e66571c6@mail.gmail.com>
     [not found] ` <bb70857e0902160048h69d534ecq6b54c2710d0c2b70@mail.gmail.com>
2009-02-16  9:13   ` registered SORDIMM MT9HTF6472RHY-667F1 arun sharma
2009-02-16  9:19 ` arun sharma [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=bb70857e0902160119m318eaee6l39066c3b63e8a960@mail.gmail.com \
    --to=arun.coral@gmail.com \
    --cc=linuxppc-dev@ozlabs.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).