From: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>
To: "Duan, Zhenzhong" <zhenzhong.duan@intel.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>
Cc: "linmiaohe@huawei.com" <linmiaohe@huawei.com>,
"Schofield, Alison" <alison.schofield@intel.com>,
"rafael@kernel.org" <rafael@kernel.org>,
"Kuppuswamy,
Sathyanarayanan" <sathyanarayanan.kuppuswamy@intel.com>,
"Tsaur, Erwin" <erwin.tsaur@intel.com>,
"linux-cxl@vger.kernel.org" <linux-cxl@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"oohall@gmail.com" <oohall@gmail.com>,
"Weiny, Ira" <ira.weiny@intel.com>,
"dave@stgolabs.net" <dave@stgolabs.net>,
"Jiang, Dave" <dave.jiang@intel.com>,
"Verma, Vishal L" <vishal.l.verma@intel.com>,
"Smita.KoralahalliChannabasappa@amd.com"
<Smita.KoralahalliChannabasappa@amd.com>,
"linux-acpi@vger.kernel.org" <linux-acpi@vger.kernel.org>,
"helgaas@kernel.org" <helgaas@kernel.org>,
"lenb@kernel.org" <lenb@kernel.org>,
"Peng, Chao P" <chao.p.peng@intel.com>,
"rrichter@amd.com" <rrichter@amd.com>,
"Wang, Yudong" <yudong.wang@intel.com>,
"bp@alien8.de" <bp@alien8.de>,
"qingshun.wang@linux.intel.com" <qingshun.wang@linux.intel.com>,
"jonathan.cameron@huawei.com" <jonathan.cameron@huawei.com>,
"bhelgaas@google.com" <bhelgaas@google.com>,
"Williams, Dan J" <dan.j.williams@intel.com>,
"linux-edac@vger.kernel.org" <linux-edac@vger.kernel.org>,
"Luck, Tony" <tony.luck@intel.com>,
"Wanyan, Feiting" <feiting.wanyan@intel.com>,
"Preble, Adam C" <adam.c.preble@intel.com>,
"mahesh@linux.ibm.com" <mahesh@linux.ibm.com>,
"lukas@wunner.de" <lukas@wunner.de>,
"james.morse@arm.com" <james.morse@arm.com>,
"linuxppc-dev@lists.ozlabs.org" <linuxppc-dev@lists.ozlabs.org>,
"shiju.jose@huawei.com" <shiju.jose@huawei.com>
Subject: Re: [PATCH v4 1/3] PCI/AER: Store UNCOR_STATUS bits that might be ANFE in aer_err_info
Date: Thu, 13 Jun 2024 20:05:32 -0700 [thread overview]
Message-ID: <ccb9b171-6315-4157-b1a3-cc652c9cf044@linux.intel.com> (raw)
In-Reply-To: <SJ0PR11MB6744B7733567E065F5F3C5C892C22@SJ0PR11MB6744.namprd11.prod.outlook.com>
On 6/13/24 7:39 PM, Duan, Zhenzhong wrote:
> Hi
>
>> -----Original Message-----
>> From: Kuppuswamy Sathyanarayanan
>> <sathyanarayanan.kuppuswamy@linux.intel.com>
>> Subject: Re: [PATCH v4 1/3] PCI/AER: Store UNCOR_STATUS bits that might
>> be ANFE in aer_err_info
>>
>> Hi,
>>
>> On 5/9/24 1:48 AM, Zhenzhong Duan wrote:
>>> In some cases the detector of a Non-Fatal Error(NFE) is not the most
>>> appropriate agent to determine the type of the error. For example,
>>> when software performs a configuration read from a non-existent
>>> device or Function, completer will send an ERR_NONFATAL Message.
>>> On some platforms, ERR_NONFATAL results in a System Error, which
>>> breaks normal software probing.
>>>
>>> Advisory Non-Fatal Error(ANFE) is a special case that can be used
>>> in above scenario. It is predominantly determined by the role of the
>>> detecting agent (Requester, Completer, or Receiver) and the specific
>>> error. In such cases, an agent with AER signals the NFE (if enabled)
>>> by sending an ERR_COR Message as an advisory to software, instead of
>>> sending ERR_NONFATAL.
>>>
>>> When processing an ANFE, ideally both correctable error(CE) status and
>>> uncorrectable error(UE) status should be cleared. However, there is no
>>> way to fully identify the UE associated with ANFE. Even worse, Non-Fatal
>>> Error(NFE) may set the same UE status bit as ANFE. Treating an ANFE as
>>> NFE will reproduce above mentioned issue, i.e., breaking softwore probing;
>>> treating NFE as ANFE will make us ignoring some UEs which need active
>>> recover operation. To avoid clearing UEs that are not ANFE by accident,
>>> the most conservative route is taken here: If any of the NFE Detected
>>> bits is set in Device Status, do not touch UE status, they should be
>>> cleared later by the UE handler. Otherwise, a specific set of UEs that
>>> may be raised as ANFE according to the PCIe specification will be cleared
>>> if their corresponding severity is Non-Fatal.
>>>
>>> To achieve above purpose, store UNCOR_STATUS bits that might be ANFE
>>> in aer_err_info.anfe_status. So that those bits could be printed and
>>> processed later.
>>>
>>> Tested-by: Yudong Wang <yudong.wang@intel.com>
>>> Co-developed-by: "Wang, Qingshun" <qingshun.wang@linux.intel.com>
>>> Signed-off-by: "Wang, Qingshun" <qingshun.wang@linux.intel.com>
>>> Signed-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>
>>> ---
>>> drivers/pci/pci.h | 1 +
>>> drivers/pci/pcie/aer.c | 53
>> ++++++++++++++++++++++++++++++++++++++++++
>>> 2 files changed, 54 insertions(+)
>>>
>>> diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h
>>> index 17fed1846847..3f9eb807f9fd 100644
>>> --- a/drivers/pci/pci.h
>>> +++ b/drivers/pci/pci.h
>>> @@ -412,6 +412,7 @@ struct aer_err_info {
>>>
>>> unsigned int status; /* COR/UNCOR Error Status */
>>> unsigned int mask; /* COR/UNCOR Error Mask */
>>> + unsigned int anfe_status; /* UNCOR Error Status for ANFE */
>>> struct pcie_tlp_log tlp; /* TLP Header */
>>> };
>>>
>>> diff --git a/drivers/pci/pcie/aer.c b/drivers/pci/pcie/aer.c
>>> index ac6293c24976..f2839b51321a 100644
>>> --- a/drivers/pci/pcie/aer.c
>>> +++ b/drivers/pci/pcie/aer.c
>>> @@ -107,6 +107,12 @@ struct aer_stats {
>>> PCI_ERR_ROOT_MULTI_COR_RCV |
>> \
>>> PCI_ERR_ROOT_MULTI_UNCOR_RCV)
>>>
>>> +#define AER_ERR_ANFE_UNC_MASK
>> (PCI_ERR_UNC_POISON_TLP | \
>>> + PCI_ERR_UNC_COMP_TIME |
>> \
>>> + PCI_ERR_UNC_COMP_ABORT |
>> \
>>> + PCI_ERR_UNC_UNX_COMP |
>> \
>>> + PCI_ERR_UNC_UNSUP)
>>> +
>>> static int pcie_aer_disable;
>>> static pci_ers_result_t aer_root_reset(struct pci_dev *dev);
>>>
>>> @@ -1196,6 +1202,49 @@ void aer_recover_queue(int domain, unsigned
>> int bus, unsigned int devfn,
>>> EXPORT_SYMBOL_GPL(aer_recover_queue);
>>> #endif
>>>
>>> +static void anfe_get_uc_status(struct pci_dev *dev, struct aer_err_info
>> *info)
>>> +{
>>> + u32 uncor_mask, uncor_status, anfe_status;
>>> + u16 device_status;
>>> + int aer = dev->aer_cap;
>>> +
>>> + pci_read_config_dword(dev, aer + PCI_ERR_UNCOR_STATUS,
>> &uncor_status);
>>> + pci_read_config_dword(dev, aer + PCI_ERR_UNCOR_MASK,
>> &uncor_mask);
>>> + /*
>>> + * According to PCIe Base Specification Revision 6.1,
>>> + * Section 6.2.3.2.4, if an UNCOR error is raised as
>>> + * Advisory Non-Fatal error, it will match the following
>>> + * conditions:
>>> + * a. The severity of the error is Non-Fatal.
>>> + * b. The error is one of the following:
>>> + * 1. Poisoned TLP (Section 6.2.3.2.4.3)
>>> + * 2. Completion Timeout (Section 6.2.3.2.4.4)
>>> + * 3. Completer Abort (Section 6.2.3.2.4.1)
>>> + * 4. Unexpected Completion (Section 6.2.3.2.4.5)
>>> + * 5. Unsupported Request (Section 6.2.3.2.4.1)
>>> + */
>>> + anfe_status = uncor_status & ~uncor_mask & ~info->severity &
>>> + AER_ERR_ANFE_UNC_MASK;
>>> +
>>> + if (pcie_capability_read_word(dev, PCI_EXP_DEVSTA,
>> &device_status))
>>> + return;
>>> + /*
>>> + * Take the most conservative route here. If there are Non-Fatal
>> errors
>>> + * detected, do not assume any bit in uncor_status is set by ANFE.
>>> + */
>>> + if (device_status & PCI_EXP_DEVSTA_NFED)
>>> + return;
>> You can move this check to the top of the function. You don't need to check
>> the rest if NFE error is detected in device status.
> The v3 just worked that way. Jonathan pointed a race that NFE triggered after
> the check will be treated as ANFE and cleared. Check it after reading UNCOR_STATUS
> can avoid the race.
>
> See https://lkml.org/lkml/2024/4/22/1011 for discussion details.
Got it. I would recommend adding a comment about it in handler. May be
some thing like,
/*
* To avoid race between device status read and error status register read, cache
* uncorrectable error status before checking for NFE in device status * register. */
>
> Thanks
> Zhenzhong
>
>>> +
>>> + /*
>>> + * If there is another ANFE between reading uncor_status and
>> clearing
>>> + * PCI_ERR_COR_ADV_NFAT bit in cor_status register, that ANFE
>> isn't
>>> + * recorded in info->anfe_status. It will be read out as NFE in
>>> + * following uncor_status register reading and processed by NFE
>>> + * handler.
>>> + */
>>> + info->anfe_status = anfe_status;
>>> +}
>>> +
>>> /**
>>> * aer_get_device_error_info - read error status from dev and store it to
>> info
>>> * @dev: pointer to the device expected to have a error record
>>> @@ -1213,6 +1262,7 @@ int aer_get_device_error_info(struct pci_dev
>> *dev, struct aer_err_info *info)
>>> /* Must reset in this function */
>>> info->status = 0;
>>> + info->anfe_status = 0;
>>> info->tlp_header_valid = 0;
>>>
>>> /* The device might not support AER */
>>> @@ -1226,6 +1276,9 @@ int aer_get_device_error_info(struct pci_dev
>> *dev, struct aer_err_info *info)
>>> &info->mask);
>>> if (!(info->status & ~info->mask))
>>> return 0;
>>> +
>>> + if (info->status & PCI_ERR_COR_ADV_NFAT)
>>> + anfe_get_uc_status(dev, info);
>>> } else if (type == PCI_EXP_TYPE_ROOT_PORT ||
>>> type == PCI_EXP_TYPE_RC_EC ||
>>> type == PCI_EXP_TYPE_DOWNSTREAM ||
>> --
>> Sathyanarayanan Kuppuswamy
>> Linux Kernel Developer
--
Sathyanarayanan Kuppuswamy
Linux Kernel Developer
next prev parent reply other threads:[~2024-06-14 3:07 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-09 8:48 [PATCH v4 0/3] PCI/AER: Handle Advisory Non-Fatal error Zhenzhong Duan
2024-05-09 8:48 ` [PATCH v4 1/3] PCI/AER: Store UNCOR_STATUS bits that might be ANFE in aer_err_info Zhenzhong Duan
2024-06-06 15:06 ` Jonathan Cameron
2024-06-13 21:26 ` Kuppuswamy Sathyanarayanan
2024-06-14 2:39 ` Duan, Zhenzhong
2024-06-14 3:05 ` Kuppuswamy Sathyanarayanan [this message]
2024-06-14 3:13 ` Duan, Zhenzhong
2024-05-09 8:48 ` [PATCH v4 2/3] PCI/AER: Print UNCOR_STATUS bits that might be ANFE Zhenzhong Duan
2024-06-06 15:07 ` Jonathan Cameron
2024-06-13 21:28 ` Kuppuswamy Sathyanarayanan
2024-05-09 8:48 ` [PATCH v4 3/3] PCI/AER: Clear " Zhenzhong Duan
2024-06-06 15:11 ` Jonathan Cameron
2024-06-13 22:59 ` Kuppuswamy, Sathyanarayanan
2024-06-14 2:40 ` Duan, Zhenzhong
2024-06-14 3:18 ` Kuppuswamy Sathyanarayanan
2024-06-14 3:32 ` Duan, Zhenzhong
2024-05-29 5:32 ` [PATCH v4 0/3] PCI/AER: Handle Advisory Non-Fatal error Duan, Zhenzhong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ccb9b171-6315-4157-b1a3-cc652c9cf044@linux.intel.com \
--to=sathyanarayanan.kuppuswamy@linux.intel.com \
--cc=Smita.KoralahalliChannabasappa@amd.com \
--cc=adam.c.preble@intel.com \
--cc=alison.schofield@intel.com \
--cc=bhelgaas@google.com \
--cc=bp@alien8.de \
--cc=chao.p.peng@intel.com \
--cc=dan.j.williams@intel.com \
--cc=dave.jiang@intel.com \
--cc=dave@stgolabs.net \
--cc=erwin.tsaur@intel.com \
--cc=feiting.wanyan@intel.com \
--cc=helgaas@kernel.org \
--cc=ira.weiny@intel.com \
--cc=james.morse@arm.com \
--cc=jonathan.cameron@huawei.com \
--cc=lenb@kernel.org \
--cc=linmiaohe@huawei.com \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-cxl@vger.kernel.org \
--cc=linux-edac@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=lukas@wunner.de \
--cc=mahesh@linux.ibm.com \
--cc=oohall@gmail.com \
--cc=qingshun.wang@linux.intel.com \
--cc=rafael@kernel.org \
--cc=rrichter@amd.com \
--cc=sathyanarayanan.kuppuswamy@intel.com \
--cc=shiju.jose@huawei.com \
--cc=tony.luck@intel.com \
--cc=vishal.l.verma@intel.com \
--cc=yudong.wang@intel.com \
--cc=zhenzhong.duan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).