linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
* What is an address translation in powerISA jarogn ?
@ 2018-10-16 17:58 Raz
  2018-10-17  0:14 ` Benjamin Herrenschmidt
  0 siblings, 1 reply; 2+ messages in thread
From: Raz @ 2018-10-16 17:58 UTC (permalink / raw)
  To: linuxppc-dev

Section 5.7.3
"Storage accesses in real, hypervisor real, and virtual real
addressing modes are performed in a manner that depends on the
contents of MSR HV , VPM, VRMASD, HRMOR, RMLS, RMOR (see Chapter 2),
bit 0 of the
effective address (EA0),"

Hello
1. If MSR_IR = 0 and MSR_DR = 0, does it mean that addresses are not
translated by the MMU ?
2. If EA0 is the 63-rd bit of the effective address e address ? Does
this mean that the translation model is
   derived from the address ? a non privileged context may access
privileged memory.

thank you

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2018-10-17  0:17 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-10-16 17:58 What is an address translation in powerISA jarogn ? Raz
2018-10-17  0:14 ` Benjamin Herrenschmidt

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).