linuxppc-dev.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
* TBI interface
@ 2010-02-25  5:34 Hillery, Nathan
  2010-02-25  7:00 ` Vadim Bendebury
  2010-02-25 12:27 ` Lamb, Jason (DS-1)
  0 siblings, 2 replies; 3+ messages in thread
From: Hillery, Nathan @ 2010-02-25  5:34 UTC (permalink / raw)
  To: linuxppc-dev

[-- Attachment #1: Type: text/plain, Size: 2882 bytes --]

I have a system with an SGMII interface on an MPC8536E, attached to a
Marvel 88E6152 Ethernet switch chip.  I can access Ethernet from u-boot,
if I initially configure the MII "phy" and the switch port PHY to
disable auto-negotiation and assert link up.  The link speed is 10Mbps
and it is half-duplex.  When u-boot starts, reports that it didn't
recognize a PHY 0xFFFF id, and says it will assume a generic phy.

 

Obviously, I'd like to run without having to manually configure and have
it run at 1gbps, full-duplex.

 

However, I am not able to get linux to recognize the device - it reports
that a ten-bit interface (TBI) is required for SGMII and it can't find
one.  I have a tbi-phy entry in the device-tree file.  Here's the
relevant snippet:

 

                mdio@24520 {

                        #address-cells = <1>;

                        #size-cells = <0>;

                        compatible = "fsl,gianfar-tbi";

                        reg = <0x24520 0x20>;

 

                        phy0: ethernet-phy@0x10 {

                                interrupt-parent = <&mpic>;

                                interrupts = <10 0x1>;

                                reg = <0x10>;

                                device_type = "ethernet-phy";

                        };

 

                        tbi0: tbi-phy@4 {

                                reg = <0x4>;

                                device_type = "tbi-phy";

                        };

                };

                                enet0: ethernet@24000 {

                                                cell-index = <0>;

                                                device_type = "network";

                                                model = "eTSEC";

                                                compatible = "gianfar";

                                                reg = <0x24000 0x1000>;

                                                local-mac-address = [ 00
00 00 00 00 00 ];

                                                interrupts = <29 2 30 2
34 2>;

                                                interrupt-parent =
<&mpic>;

                                                tbi-handle = <&tbi0>;

                                                phy-handle = <&phy0>;

                                                phy-connection-type =
"sgmii";

                                                fsl,magic-packet;

                                                fsl,wake-on-filer;

                                };

 

The processor has an MDIO interface to the switch.  The switch port PHYs
are 0x10, 0x11, 0x12, 0x13, 0x17, and 0x19. I picked 4 for the TBI
arbitrarily (but seeking to avoid conflicting a PHY address).

 

Any hints will be appreciated.


[-- Attachment #2: Type: text/html, Size: 11577 bytes --]

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: TBI interface
  2010-02-25  5:34 TBI interface Hillery, Nathan
@ 2010-02-25  7:00 ` Vadim Bendebury
  2010-02-25 12:27 ` Lamb, Jason (DS-1)
  1 sibling, 0 replies; 3+ messages in thread
From: Vadim Bendebury @ 2010-02-25  7:00 UTC (permalink / raw)
  To: Hillery, Nathan; +Cc: linuxppc-dev

V2l0aG91dCBnb2luZyBpbnRvIG11Y2ggZGV0YWlscyBvZiB5b3VyIHBhcnRpY3VsYXIgY2FzZSwg
SSBjYW4gc2hhcmUKbXkgZXhwZXJpZW5jZSBkb2luZyBhIHNpbWlsYXIgdGhpbmcgd2l0aCBhIGRp
ZmZlcmVudCBmcmVlc2NhbGUgQ1BVOgoKLSBDT05GSUdfRklYRURfUEhZIG5lZWRzIHRvIGJlIGVu
YWJsZWQgKHRoaXMgYWN0aXZhdGVzIGEgInBzZXVkbyBwaHkiKQoKLSB0aGUgVEJJICh0ZW4gYml0
IGludGVyZmFjZSkgaXMgYW4gaW50ZXJuYWwgZGV2aWNlIGF0dGFjaGVkIHRvIHRoZQpNSUkgaW50
ZXJmYWNlIGFzc29jaWF0ZWQgd2l0aCB0aGUgZXRoZXJuZXQgaW50ZXJmYWNlLiBUaGUgTUlJIGJ1
cwphZGRyZXNzIG9mIHRoZSBUQkkgaXMgY29uZmlndXJhYmxlLCB1LWJvb3Qgc2V0cyBpdCB0byBD
RkdfVEJJUEFfVkFMVUUKKGVhY2ggZXRoZXJuZXQgaW50ZXJmYWNlIGFzc2lnbnMgdGhpcyBzZXBh
cmF0ZWx5IGFzIGludGVybmFsbHkgdGhleQphbGwgaGF2ZSBzZXBhcmF0ZSBNSUkgYnVzZXMpLiBU
aGUgc2FtZSBDRkdfVEJJUEFfVkFMVUUgIHZhbHVlIG5lZWRzIHRvCmJlIGxpc3RlZCBpbiB0aGUg
cmVnPD4gcHJvcGVydHkgb2YgdGhlIGFwcHJvcHJpYXRlIHRiaS1waHkgbm9kZXMgaW4KdGhlIGRl
dmljZSB0cmVlLgoKCmdvb2QgbHVjayEKCi92YgoKCk9uIFdlZCwgRmViIDI0LCAyMDEwIGF0IDk6
MzQgUE0sIEhpbGxlcnksIE5hdGhhbiA8bmhpbGxlcnlAc2l4aXNpbmMuY29tPiB3cm90ZToKPiBJ
IGhhdmUgYSBzeXN0ZW0gd2l0aCBhbiBTR01JSSBpbnRlcmZhY2Ugb24gYW4gTVBDODUzNkUsIGF0
dGFjaGVkIHRvIGEgTWFydmVsCj4gODhFNjE1MiBFdGhlcm5ldCBzd2l0Y2ggY2hpcC6gIEkgY2Fu
IGFjY2VzcyBFdGhlcm5ldCBmcm9tIHUtYm9vdCwgaWYgSQo+IGluaXRpYWxseSBjb25maWd1cmUg
dGhlIE1JSSCTcGh5lCBhbmQgdGhlIHN3aXRjaCBwb3J0IFBIWSB0byBkaXNhYmxlCj4gYXV0by1u
ZWdvdGlhdGlvbiBhbmQgYXNzZXJ0IGxpbmsgdXAuoCBUaGUgbGluayBzcGVlZCBpcyAxME1icHMg
YW5kIGl0IGlzCj4gaGFsZi1kdXBsZXguIKBXaGVuIHUtYm9vdCBzdGFydHMsIHJlcG9ydHMgdGhh
dCBpdCBkaWRuknQgcmVjb2duaXplIGEgUEhZCj4gMHhGRkZGIGlkLCBhbmQgc2F5cyBpdCB3aWxs
IGFzc3VtZSBhIGdlbmVyaWMgcGh5Lgo+Cj4KPgo+IE9idmlvdXNseSwgSZJkIGxpa2UgdG8gcnVu
IHdpdGhvdXQgaGF2aW5nIHRvIG1hbnVhbGx5IGNvbmZpZ3VyZSBhbmQgaGF2ZSBpdAo+IHJ1biBh
dCAxZ2JwcywgZnVsbC1kdXBsZXguCj4KPgo+Cj4gSG93ZXZlciwgSSBhbSBub3QgYWJsZSB0byBn
ZXQgbGludXggdG8gcmVjb2duaXplIHRoZSBkZXZpY2UgliBpdCByZXBvcnRzCj4gdGhhdCBhIHRl
bi1iaXQgaW50ZXJmYWNlIChUQkkpIGlzIHJlcXVpcmVkIGZvciBTR01JSSBhbmQgaXQgY2FuknQg
ZmluZCBvbmUuCj4gSSBoYXZlIGEgdGJpLXBoeSBlbnRyeSBpbiB0aGUgZGV2aWNlLXRyZWUgZmls
ZS6gIEhlcmWScyB0aGUgcmVsZXZhbnQKPiBzbmlwcGV0Ogo+Cj4KPgo+IKCgoKCgoKCgoKCgoKCg
oCBtZGlvQDI0NTIwIHsKPgo+IKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgICNhZGRyZXNzLWNlbGxz
ID0gPDE+Owo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgI3NpemUtY2VsbHMgPSA8MD47Cj4K
PiCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoCBjb21wYXRpYmxlID0gImZzbCxnaWFuZmFyLXRiaSI7
Cj4KPiCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoCByZWcgPSA8MHgyNDUyMCAweDIwPjsKPgo+Cj4K
PiCgoKCgoKCgIKCgoKCgoKCgoKCgoKCgoKBwaHkwOiBldGhlcm5ldC1waHlAMHgxMCB7Cj4KPiCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgIGludGVycnVwdC1wYXJlbnQgPSA8Jm1waWM+
Owo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoCBpbnRlcnJ1cHRzID0gPDEwIDB4
MT47Cj4KPiCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgIHJlZyA9IDwweDEwPjsKPgo+
IKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgZGV2aWNlX3R5cGUgPSAiZXRoZXJuZXQt
cGh5IjsKPgo+IKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgIH07Cj4KPgo+Cj4goKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKAgdGJpMDogdGJpLXBoeUA0IHsKPgo+IKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKAgcmVnID0gPDB4ND47Cj4KPiCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
IGRldmljZV90eXBlID0gInRiaS1waHkiOwo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgfTsK
Pgo+IKCgoKCgoKCgoKCgoKCgoCB9Owo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
oCBlbmV0MDogZXRoZXJuZXRAMjQwMDAgewo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKAgY2VsbC1pbmRleCA9IDwwPjsKPgo+IKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgIGRldmljZV90eXBlID0gIm5ldHdvcmsi
Owo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgbW9k
ZWwgPSAiZVRTRUMiOwo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKAgY29tcGF0aWJsZSA9ICJnaWFuZmFyIjsKPgo+IKCgoKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgIHJlZyA9IDwweDI0MDAwIDB4MTAwMD47Cj4KPiCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoCBsb2NhbC1tYWMt
YWRkcmVzcyA9IFsgMDAgMDAKPiAwMCAwMCAwMCAwMCBdOwo+Cj4goKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgaW50ZXJydXB0cyA9IDwyOSAyIDMwIDIgMzQK
PiAyPjsKPgo+IKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
IGludGVycnVwdC1wYXJlbnQgPSA8Jm1waWM+Owo+Cj4goKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgdGJpLWhhbmRsZSA9IDwmdGJpMD47Cj4KPiCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoCBwaHktaGFuZGxlID0gPCZw
aHkwPjsKPgo+IKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCg
IHBoeS1jb25uZWN0aW9uLXR5cGUgPQo+ICJzZ21paSI7Cj4KPiCgoKCgoKCgoKCgoKCgoKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoCBmc2wsbWFnaWMtcGFja2V0Owo+Cj4goKCgoKCg
oKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKAgZnNsLHdha2Utb24tZmls
ZXI7Cj4KPiCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgoKCgIH07Cj4KPgo+Cj4gVGhlIHBy
b2Nlc3NvciBoYXMgYW4gTURJTyBpbnRlcmZhY2UgdG8gdGhlIHN3aXRjaC6gIFRoZSBzd2l0Y2gg
cG9ydCBQSFlzIGFyZQo+IDB4MTAsIDB4MTEsIDB4MTIsIDB4MTMsIDB4MTcsIGFuZCAweDE5LiBJ
IHBpY2tlZCA0IGZvciB0aGUgVEJJIGFyYml0cmFyaWx5Cj4gKGJ1dCBzZWVraW5nIHRvIGF2b2lk
IGNvbmZsaWN0aW5nIGEgUEhZIGFkZHJlc3MpLgo+Cj4KPgo+IEFueSBoaW50cyB3aWxsIGJlIGFw
cHJlY2lhdGVkLgo+Cj4gX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX18KPiBMaW51eHBwYy1kZXYgbWFpbGluZyBsaXN0Cj4gTGludXhwcGMtZGV2QGxpc3RzLm96
bGFicy5vcmcKPiBodHRwczovL2xpc3RzLm96bGFicy5vcmcvbGlzdGluZm8vbGludXhwcGMtZGV2
Cj4K

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: TBI interface
  2010-02-25  5:34 TBI interface Hillery, Nathan
  2010-02-25  7:00 ` Vadim Bendebury
@ 2010-02-25 12:27 ` Lamb, Jason (DS-1)
  1 sibling, 0 replies; 3+ messages in thread
From: Lamb, Jason (DS-1) @ 2010-02-25 12:27 UTC (permalink / raw)
  To: Hillery, Nathan; +Cc: linuxppc-dev

[-- Attachment #1: Type: text/plain, Size: 3461 bytes --]

Did you check your power on reset resistor values to make sure the  
correct phy management interface is selected?



On Feb 25, 2010, at 1:21 AM, "Hillery, Nathan" <nhillery@sixisinc.com>  
wrote:

> I have a system with an SGMII interface on an MPC8536E, attached to  
> a Marvel 88E6152 Ethernet switch chip.  I can access Ethernet from u- 
> boot, if I initially configure the MII “phy” and the switch port  
> PHY to disable auto-negotiation and assert link up.  The link speed  
> is 10Mbps and it is half-duplex.  When u-boot starts, reports that i 
> t didn’t recognize a PHY 0xFFFF id, and says it will assume a generi 
> c phy.
>
>
>
> Obviously, I’d like to run without having to manually configure and  
> have it run at 1gbps, full-duplex.
>
>
>
> However, I am not able to get linux to recognize the device – it rep 
> orts that a ten-bit interface (TBI) is required for SGMII and it can 
> ’t find one.  I have a tbi-phy entry in the device-tree file.   
> Here’s the relevant snippet:
>
>
>
>                 mdio@24520 {
>
>                         #address-cells = <1>;
>
>                         #size-cells = <0>;
>
>                         compatible = "fsl,gianfar-tbi";
>
>                         reg = <0x24520 0x20>;
>
>
>
>                         phy0: ethernet-phy@0x10 {
>
>                                 interrupt-parent = <&mpic>;
>
>                                 interrupts = <10 0x1>;
>
>                                 reg = <0x10>;
>
>                                 device_type = "ethernet-phy";
>
>                         };
>
>
>
>                         tbi0: tbi-phy@4 {
>
>                                 reg = <0x4>;
>
>                                 device_type = "tbi-phy";
>
>                         };
>
>                 };
>
>                                 enet0: ethernet@24000 {
>
>                                                 cell-index = <0>;
>
>                                                 device_type =  
> "network";
>
>                                                 model = "eTSEC";
>
>                                                 compatible =  
> "gianfar";
>
>                                                 reg = <0x24000  
> 0x1000>;
>
>                                                 local-mac-address =  
> [ 00 00 00 00 00 00 ];
>
>                                                 interrupts = <29 2 30 2 34 2 
> >;
>
>                                                 interrupt-parent =  
> <&mpic>;
>
>                                                 tbi-handle = <&tbi0>;
>
>                                                 phy-handle = <&phy0>;
>
>                                                 phy-connection-type  
> = "sgmii";
>
>                                                 fsl,magic-packet;
>
>                                                 fsl,wake-on-filer;
>
>                                 };
>
>
>
> The processor has an MDIO interface to the switch.  The switch port  
> PHYs are 0x10, 0x11, 0x12, 0x13, 0x17, and 0x19. I picked 4 for the  
> TBI arbitrarily (but seeking to avoid conflicting a PHY address).
>
>
>
> Any hints will be appreciated.
>
> _______________________________________________
> Linuxppc-dev mailing list
> Linuxppc-dev@lists.ozlabs.org
> https://lists.ozlabs.org/listinfo/linuxppc-dev

[-- Attachment #2: Type: text/html, Size: 10456 bytes --]

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2010-02-25 12:40 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-02-25  5:34 TBI interface Hillery, Nathan
2010-02-25  7:00 ` Vadim Bendebury
2010-02-25 12:27 ` Lamb, Jason (DS-1)

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).