* Re: PowerBook5,8 - TrackPad update
From: Stelian Pop @ 2005-12-02 14:28 UTC (permalink / raw)
To: Michael Hanselmann
Cc: linuxppc-dev, johannes, debian-powerpc, linux-kernel,
Parag Warudkar
In-Reply-To: <20051130234653.GB15102@hansmi.ch>
Le jeudi 01 décembre 2005 à 00:46 +0100, Michael Hanselmann a écrit :
> On Wed, Nov 30, 2005 at 11:39:17PM +0100, Michael Hanselmann wrote:
> > The patch is attached for easier use.
>
> There was a mistake in it due to which the mouse button wouldn't work.
> Fixed in the now attached patch.
Is this version really working well on the new Powerbooks ? From what
I've seen in this thread there are still issues and it's still a work in
progress, so it may be too early to integrate the changes in the kernel.
Also, some other comments on the code itself:
+#if defined(CONFIG_RELAYFS_FS) || defined(CONFIG_RELAYFS_FS_MODULE)
+#include <linux/relayfs_fs.h>
+#endif
While the relayfs code is ok for debugging, I'm wondering if it should be left in the final version at all.
+ int is0215; /* is the device a 0x0215? */
No need for that, just use udev->descriptor.idProduct == 0x0215 (in a macro perhaps)
+ int overflowwarn; /* overflow warning printed? */
I would use a static variable in the case -OVERFLOW: block here.
+ dev->xy_cur[i++] = dev->data[19];
+ dev->xy_cur[i++] = dev->data[20];
+ dev->xy_cur[i++] = dev->data[22];
+ dev->xy_cur[i++] = dev->data[23];
There is obviously a pattern here:
for (i = 0; i < 15; i++)
dev->xy_cur[i] = dev->data[ 19 + (i * 3) / 2 ]
I'm wondering if the same formula doesn't apply for more X and Y sensors (like 16 X
and 16 Y sensors on the old Powerbooks, 26 for the 17" models)
+#if 0
+ /* Some debug code */
+ for (i = 0; i < dev->urb->actual_length; i++) {
+ printk("%2x,", (unsigned char)dev->data[i]);
+ }
+ printk("\n");
+#endif
Please dump that.
+ /* Prints the read values */
+ if (debug > 1) {
+ printk("appletouch: X=");
+ for (i = 0; i < 15; i++) {
+ printk("%2x,", (unsigned char)dev->xy_cur[i]);
+ }
+ printk(" Y=");
+ for (i = ATP_XSENSORS; i < (ATP_XSENSORS + (9 - 1)); i++) {
+ printk("%2x,", (unsigned char)dev->xy_cur[i]);
+ }
+ printk("\n");
+ }
What is the point in doing this since the dbg_dump is called a few lines
later ? Best is to modify dbg_dump to know about the new number of
sensors...
+ printk(KERN_INFO "appletouch: atp_probe found interrupt "
+ "in endpoint: %d\n", int_in_endpointAddr);
Why is this useful to know ?
+ if (dev->is0215) {
+ dev->datalen = 64;
+ } else {
+ dev->datalen = 81;
+ }
Braces are not needed here.
PS: please inline the patch instead of attaching it to the mail, it's
much more easy to quote it that way.
Stelian.
--
Stelian Pop <stelian@popies.net>
^ permalink raw reply
* Re: CPU off power consumption
From: Giuliano Pochini @ 2005-12-02 15:06 UTC (permalink / raw)
To: Benjamin Herrenschmidt; +Cc: LinuxPPC-dev
In-Reply-To: <1133146369.7768.170.camel@gaston>
On Mon, 28 Nov 2005, Benjamin Herrenschmidt wrote:
> No, I think CPUs that have not been started are held in a similar sleep
> loop in ROM. I don't see right away why there would be any power
> consumption difference unless some bug causing us to never actually call
> the sleep loop ....
Any hint on how to debug it ? Where is the code that enables/disables the
cpus ? Where is the sleep loop ?
--
Giuliano.
^ permalink raw reply
* Re: back trace when a SIGSEGV
From: Wolfgang Denk @ 2005-12-02 15:35 UTC (permalink / raw)
To: Redondo Garcia, Roberto; +Cc: linuxppc-dev
In-Reply-To: <6A28467355D2AD478D1F51C479415AE77B47E9@MADTORMAIL.indra.es>
In message <6A28467355D2AD478D1F51C479415AE77B47E9@MADTORMAIL.indra.es> you wrote:
>
> I have a program that when it has been several hours running, it has a
> problem and falls and it produces a SIGSEGV. I would like to know to
> how debug this error, because I do not have ulimit for generate core
> dump o examine a back trace.
Run the program under control of a debugger (gdb, or - if you're on a
resource-limited target - gdbserver).
Best regards,
Wolfgang Denk
--
Software Engineering: Embedded and Realtime Systems, Embedded Linux
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd@denx.de
Es ist nicht genug zu wissen, man muß auch anwenden; es ist nicht ge-
nug zu wollen, man muß auch tun. -- Goethe, Maximen und Reflexionen
^ permalink raw reply
* ieee1394, Denx 3.1 (2.4.25+), PPC
From: Jeff Angielski @ 2005-12-02 16:14 UTC (permalink / raw)
To: linuxppc-embedded
Has anybody out there gotten this combination of hardware and software
to work?
I am trying to figure out if this is a problem with my particular
system/configuration or inherent in the current software baseline. The
problem is that while all software loads and runs without error, I am
unable to detect any devices/nodes on the IEEE1394 bus.
Thanks,
Jeff Angielski
The PTR Group
Some details for those not faint of heart...
Custom MPC826x board
EKF CYMBAL cPCI adapter
LACIE 250GB external HD
u-boot 1.1.3
Denx 3.1 - 2.4.25+
Latest ieee1394 Linux 2.4 SVN snapshot from http://www.linux1394.org/
Command sequence:
insmod ieee1394.o
insmod ohci1394.o
insmod raw1394.o
insmod sbp2.o
testlibraw
rescan-scsi-bus.sh
Output in /var/log/messages
ohci1394: $Rev: 1286 $ Ben Collins <bcollins@debian.org>
ohci1394_0: Remapped memory spaces reg 0xc90a6800
ohci1394_0: Soft reset finished
ohci1394_0: Iso contexts reg: 000000a8 implemented: 0000000f
ohci1394_0: 4 iso receive contexts available
ohci1394_0: Iso contexts reg: 00000098 implemented: 000000ff
ohci1394_0: 8 iso transmit contexts available
ohci1394_0: GUID: 00c08802:00a41ca0
ohci1394_0: Receive DMA ctx=0 initialized
ohci1394_0: Receive DMA ctx=0 initialized
ohci1394_0: Transmit DMA ctx=0 initialized
ohci1394_0: Transmit DMA ctx=1 initialized
ohci1394_0: OHCI-1394 1.0 (PCI): IRQ=[66] MMIO=[bffff800-bfffffff] Max
Packet=[2048]
ohci1394_0: request csr_rom address: c5d78000
ieee1394: CSR: setting expire to 10, HZ=100
ohci1394_0: IntEvent: 00020000
ohci1394_0: irq_handler: Bus reset requested
ohci1394_0: Cancel request received
raw1394: /dev/raw1394 device initialized
ieee1394: sbp2: sbp2_module_init
sbp2: $Rev: 1227 $ Ben Collins <bcollins@debian.org>
ieee1394: sbp2: Driver forced to serialize I/O (serialize_io = 1)
raw1394:write_request called
raw1394:write_request called
scsi singledevice 0 0 0 0
scsi singledevice 0 0 0 1
scsi singledevice 0 0 0 2
scsi singledevice 0 0 0 3
scsi singledevice 0 0 0 4
scsi singledevice 0 0 0 5
scsi singledevice 0 0 0 6
scsi singledevice 0 0 0 7
Output from testlibraw:
successfully got handle
current generation number: 1
1 card(s) found
nodes on bus: 0, card name: ohci1394
using first card found: 0 nodes on bus, local ID is 0, IRM is 63
doing transactions with custom tag handler
using standard tag handler and synchronous calls
testing FCP monitoring on local node
testing config rom stuff
get_config_rom returned 0, romsize 64, rom_version 1
here are the first 10 quadlets:
0. quadlet: 0x04047381
1. quadlet: 0x31333934
2. quadlet: 0xe000a002
3. quadlet: 0x00c08802
4. quadlet: 0x00a41ca0
5. quadlet: 0x000323fb
6. quadlet: 0x03000000
7. quadlet: 0x81000002
8. quadlet: 0x0c0083c0
9. quadlet: 0x000603ab
update_config_rom returned 0
polling for leftover messages
^ permalink raw reply
* Re: PowerBook5,8 - TrackPad update
From: Parag Warudkar @ 2005-12-02 17:02 UTC (permalink / raw)
To: Stelian Pop, Michael Hanselmann
Cc: linuxppc-dev, johannes, debian-powerpc, linux-kernel
My original patch is still work in progress and was intended as a starting point if someone was already adept with the trackpad stuff and was willing to help.
(Basically it was a call for help - nothing for end users ;)
Things that remained to be done -
Either
1) Support for all PowerBooks in one code base (> Feb 2005)
Or
1) Create different versions for each one or two of them
Depending upon whether or not widely varying algorithms are needed for each variety.
2) Major part - reliably working code for finger movement detection for all Oct 2005 PowerBooks (15" itself seems to come with trackpads having entirely different characteristics.)
3) Possibly Dual Finger Detection for scrolling - this is optional but would be good to have.
I am working on it as time and urges permit and it will speed up only if Johannes doesn't get his PowerBook or the one he gets is 0x0216 !!
Parag
^ permalink raw reply
* Re: INTERACTIVE_CONSOLE for misc-embedded.c and watchdog issue
From: Marcelo Tosatti @ 2005-12-02 18:24 UTC (permalink / raw)
To: Tom Rini; +Cc: linux-ppc-embedded
In-Reply-To: <20051128232738.GE7766@smtp.west.cox.net>
Hi Tom,
On Mon, Nov 28, 2005 at 04:27:38PM -0700, Tom Rini wrote:
> On Thu, Nov 17, 2005 at 01:17:30PM -0200, Marcelo Tosatti wrote:
>
> > The following patch against misc-embedded.c adds an INTERACTIVE_CONSOLE
> > #define to guard reading from console (causes unecessary delay in some
> > situations).
> >
> > Its an adaptation of misc.c's define, a difference being that platform
> > headers define "NO_INTERACTIVE_CONSOLE" if required.
> >
> > What do you think?
>
> Please put a comment above the #ifndef stating where the define should
> be. But I have a feeling that's going to be somewhere under
> arch/ppc/platforms/ or include/asm-ppc/ and I don't know if that's a
> good idea...
arch/ppc/platforms/ surely. You have a problem with that?
> I've got a vauge idea on how we can handle this a little bit more
> cleanly, in the merge tree.
How's that? Should I cancel the patch, then?
^ permalink raw reply
* Re: [PATCH 2.6.15-rc4] ppc32: Fixes for non-zero PPC_MEMSTART on PPC440
From: Josh Boyer @ 2005-12-02 21:14 UTC (permalink / raw)
To: Jason Gunthorpe; +Cc: linuxppc-embedded
In-Reply-To: <20051202080711.GA32759@obsidianresearch.com>
On Fri, 2005-12-02 at 01:07 -0700, Jason Gunthorpe wrote:
> I have a custom embedded system with a 440GP derived CPU that places the
> memory starting at 0xc0000000 which requires a non-zero PPC_MEMSTART. There
> are a couple of places that assume PPC_MEMSTART is 0. This results in
> various tricky crashing during booting. Most of the problems are
> not accounting for PPC_MEMSTART during va/pa translations. My fixes
> convert these places to use pre-existing macros instead of duplicating
> the calculation.
>
> The two items in head_4xx.S are critical, but I can't see a good way
> to link them in without an #ifdef, or maybe a CONFIG_* symbol. The
> alternate version of the tlb index picker will work for any platform,
> but is based on 'random' selection of the tlb index using the timebase
> rather than linear increment. I don't know if this is better, but it
> is an easy way to skip the problematic memory reference.
Shouldn't your board be using head_44x.S?
/me is confused...
josh
^ permalink raw reply
* Re: AmigaOne 2.6.x Linux kernel port
From: Benjamin Herrenschmidt @ 2005-12-02 21:56 UTC (permalink / raw)
To: Gerhard Pircher; +Cc: linuxppc-dev, debian-powerpc
In-Reply-To: <4885.1133513163@www38.gmx.net>
On Fri, 2005-12-02 at 09:46 +0100, Gerhard Pircher wrote:
> > --- Ursprüngliche Nachricht ---
> > Von: Benjamin Herrenschmidt <benh@kernel.crashing.org>
> > An: Gerhard Pircher <gerhard_pircher@gmx.net>
> > Kopie: linuxppc-dev list <linuxppc-dev@ozlabs.org>,
> > debian-powerpc@lists.debian.org
> > Betreff: Re: AmigaOne 2.6.x Linux kernel port
> > Datum: Fri, 02 Dec 2005 10:58:55 +1100
> >
> > (I'm moving this to the linuxppc-dev list)
> >
> > Well, you need consistent alloc functions to really provide you with
> > non-cached memory. Fushing is not enough. Flushing is fine for dma_map
> > etc..., not for consistent alloc.
> >
> > So in theory, you should be able to re-use the existing consistent
> > allocation functions, except that the current implementation has
> > "issues":
> Well, as far as I could understand the code, you need to define a start and
> end address for the consistent memory, but as all the memory is managed by
> the kernel, it's not possible to do this (I hope that I don't write nonsense
> here ;-) ).
Nah, those are virtual addresses, they are defined in .config, the
default ones might just work.
> > I understand this is probably done to keep the TLB miss handler for the
> > kernel mapping as fast as possible. Unfortunately, it's also incorrect
> > if your processor is capable of any kind of prefetching accross a 4k
> > boundary.
>
> Well, the processor is a normal G3/G4 desktop CPU...
I know and that's a problem.
> Okay, I think reserving memory outside of the BAT mapping, is the approach
> that is used in the arch/ppc/kernel/dma-mapping.c file. There you should
> define a consistent memory area (by it's start and end address), which is
> used for non-coherent DMA memory allocations, right? But as that isn't
> possible on the AmigaOne, we have to go the hard way.
No. This area is only used for virtual space allocation. Actual physical
pages are picked up anywhere using the page allocator.
> Well, after all the performance of the AmigaOne isn't that good (but
> acceptable) due to the ArticiaS northbridge, but I think it's more important
> to fix the real problem than doing a lot of workarounds. I'm going to study
> now the processor docs, otherwise I won't understand not even a single bit
> of the kernel code. :-)
The real problem is the northbridge being crap.
Ben.
^ permalink raw reply
* RE: Xilinx_uartlite
From: T Ziomek @ 2005-12-03 1:02 UTC (permalink / raw)
To: Jaap de Jong; +Cc: linuxppc-embedded
In-Reply-To: <6915D0AE8B9047438F320B466AE30FDD324CCD@nvs0003.nedap.local>
On Thu, 1 Dec 2005, Jaap de Jong wrote:
>
> Thanks for your reply, but then I only get:
> Now booting the kernel
Well, I never see that exact text, plus it's hard to tell much from such a
short snippet. Could you provide a more complete transcript of your con-
sole output?
--
/"\ ASCII Ribbon Campaign |
\ / | Email to user 'CTZ001'
X Against HTML | at 'email.mot.com'
/ \ in e-mail & news |
^ permalink raw reply
* RE: Booting hangs after "Calibrating delay loop..."
From: Nguyen Thanh Binh @ 2005-12-03 2:13 UTC (permalink / raw)
To: Autran, Guillaume; +Cc: 'linuxppc-embedded@ozlabs.org '
In-Reply-To: <19EE6EC66973A5408FBE4CB7772F6F0A2105B5@ltnmail.xyplex.com>
Hi Guillaume,
Thanks for replying.
I have did that but I did not work. I am using Monta
Vista Linux (kernel 2.4).
Best Regards,
Binh
--- "Autran, Guillaume" <gautran@mrv.com> wrote:
> Hi Binh Nguyen,
>
> m8xx_setup.c moved in the recent 2.6 kernels to the
> syslib directory. I am
> using the 2.6.14 and the external RTC works with the
> modification I gave
> you.
>
> The only other thing different is the initialization
> of the stamp variable
> in time.c
> I added the line: 'stamp = get_native_tbl();' right
> before
> 'last_jiffy_stamp(0) = tb_last_stamp = stamp;'
>
> That's all.
> Guillaume
>
Nguyễn Thanh Bình
___________________________________________________________
Yahoo! Messenger - NEW crystal clear PC to PC calling worldwide with voicemail http://uk.messenger.yahoo.com
^ permalink raw reply
* RE: Booting hangs after "Calibrating delay loop..."
From: Nguyen Thanh Binh @ 2005-12-03 2:14 UTC (permalink / raw)
To: Autran, Guillaume; +Cc: 'linuxppc-embedded@ozlabs.org '
In-Reply-To: <19EE6EC66973A5408FBE4CB7772F6F0A2105B5@ltnmail.xyplex.com>
Hi Guillaume,
Thanks for replying.
I have did that but I did not work. I am using Monta
Vista Linux (kernel 2.4) on the Memec Virtex-4 FX12 LC
board.
Best Regards,
Binh
--- "Autran, Guillaume" <gautran@mrv.com> wrote:
> Hi Binh Nguyen,
>
> m8xx_setup.c moved in the recent 2.6 kernels to the
> syslib directory. I am
> using the 2.6.14 and the external RTC works with the
> modification I gave
> you.
>
> The only other thing different is the initialization
> of the stamp variable
> in time.c
> I added the line: 'stamp = get_native_tbl();' right
> before
> 'last_jiffy_stamp(0) = tb_last_stamp = stamp;'
>
> That's all.
> Guillaume
>
Nguyễn Thanh Bình
___________________________________________________________
Yahoo! Messenger - NEW crystal clear PC to PC calling worldwide with voicemail http://uk.messenger.yahoo.com
^ permalink raw reply
* mfspr r0,638. Why 638 ?
From: zengshuai @ 2005-12-03 10:38 UTC (permalink / raw)
To: ppc
We know "mfspr r0,638" can get the IMMR.
But why?
I checked "MPC82xx Reference Manual","G2 PowerPC™ Core Reference Manual","Programming Environments Manual",
but I didn't find any word about that.How did the person who first known know?
"G2 PowerPC™ Core Reference Manual" where is the "SPR 638"?
Table 3-33. Implementation-Specific SPR Encodings (mfspr)
Decimal spr[5?9] spr[0?4] RegisterName Access
58 00001 11010 CSRR0 Supervisor
59 00001 11011 CSRR1 Supervisor
276 01000 10100 SPRG4 Supervisor
277 01000 10101 SPRG5 Supervisor
278 01000 10110 SPRG6 Supervisor
279 01000 10111 SPRG7 Supervisor
286 01000 11110 SVR Supervisor
309 01001 10101 IBCR Supervisor
310 01001 10110 DBCR Supervisor
311 01001 10111 MBAR Supervisor
317 01001 11101 DABR2 Supervisor
560 10001 10000 IBAT4U Supervisor
561 10001 10001 IBAT4L Supervisor
562 10001 10010 IBAT5U Supervisor
563 10001 10011 IBAT5L Supervisor
564 10001 10100 IBAT6U Supervisor
565 10001 10101 IBAT6L Supervisor
566 10001 10110 IBAT7U Supervisor
567 10001 10111 IBAT7L Supervisor
568 10001 11000 DBAT4U Supervisor
569 10001 11001 DBAT4L Supervisor
570 10001 11010 DBAT5U Supervisor
571 10001 11011 DBAT5L Supervisor
572 10001 11100 DBAT6U Supervisor
573 10001 11101 DBAT6L Supervisor
574 10001 11110 DBAT7U Supervisor
575 10001 11111 DBAT7L Supervisor
976 11110 10000 DMISS Supervisor
977 11110 10001 DCMP Supervisor
978 11110 10010 HASH1 Supervisor
979 11110 10011 HASH2 Supervisor
980 11110 10100 IMISS Supervisor
981 11110 10101 ICMP Supervisor
982 11110 10110 RPA Supervisor
1008 11111 10000 HID0 Supervisor
1009 11111 10001 HID1 Supervisor
1010 11111 10010 IABR Supervisor
1011 11111 10011 HID2 Supervisor
1013 11111 10101 DABR Supervisor
1018 11111 11010 IABR2 Supervisor
------------------------------
我现在使用Sogou.com的2G邮箱了,你也来试试吧!
http://mail.sogou.com/recommend/sogoumail_invite_reg1.jsp?from=sogouinvitation&s_EMAIL=zengshuai%40sogou.com&username=linuxppc-embedded&FullName=linuxppc-embedded&Email=linuxppc-embedded%40ozlabs.org&verify=755eff4e640bdcfc57d93cbd8b0a9cb7
^ permalink raw reply
* Re: mfspr r0,638. Why 638 ?
From: Kumar Gala @ 2005-12-03 16:16 UTC (permalink / raw)
To: zengshuai; +Cc: ppc
In-Reply-To: <7707540.1133606321114.JavaMail.postfix@mx3.mail.sohu.com>
This is 8xx (PQ1) SPR. If you look one of those user manuals you =20
will see it.
- kumar
On Dec 3, 2005, at 4:38 AM, <zengshuai@sogou.com> =20
<zengshuai@sogou.com> wrote:
> We know "mfspr r0,638" can get the IMMR.
> But why?
> I checked "MPC82xx Reference Manual","G2 PowerPC™ Core =20
> Reference Manual","Programming Environments Manual",
> but I didn't find any word about that.How did the person who first =20
> known know?
>
> "G2 PowerPC™ Core Reference Manual" where is the "SPR 638"?
> Table 3-33. Implementation-Specific SPR Encodings (mfspr)
> Decimal spr[5?9] spr[0?4] RegisterName Access
> 58 00001 11010 CSRR0 Supervisor
> 59 00001 11011 CSRR1 Supervisor
> 276 01000 10100 SPRG4 Supervisor
> 277 01000 10101 SPRG5 Supervisor
> 278 01000 10110 SPRG6 Supervisor
> 279 01000 10111 SPRG7 Supervisor
> 286 01000 11110 SVR Supervisor
> 309 01001 10101 IBCR Supervisor
> 310 01001 10110 DBCR Supervisor
> 311 01001 10111 MBAR Supervisor
> 317 01001 11101 DABR2 Supervisor
> 560 10001 10000 IBAT4U Supervisor
> 561 10001 10001 IBAT4L Supervisor
> 562 10001 10010 IBAT5U Supervisor
> 563 10001 10011 IBAT5L Supervisor
> 564 10001 10100 IBAT6U Supervisor
> 565 10001 10101 IBAT6L Supervisor
> 566 10001 10110 IBAT7U Supervisor
> 567 10001 10111 IBAT7L Supervisor
> 568 10001 11000 DBAT4U Supervisor
> 569 10001 11001 DBAT4L Supervisor
> 570 10001 11010 DBAT5U Supervisor
> 571 10001 11011 DBAT5L Supervisor
> 572 10001 11100 DBAT6U Supervisor
> 573 10001 11101 DBAT6L Supervisor
> 574 10001 11110 DBAT7U Supervisor
> 575 10001 11111 DBAT7L Supervisor
> 976 11110 10000 DMISS Supervisor
> 977 11110 10001 DCMP Supervisor
> 978 11110 10010 HASH1 Supervisor
> 979 11110 10011 HASH2 Supervisor
> 980 11110 10100 IMISS Supervisor
> 981 11110 10101 ICMP Supervisor
> 982 11110 10110 RPA Supervisor
> 1008 11111 10000 HID0 Supervisor
> 1009 11111 10001 HID1 Supervisor
> 1010 11111 10010 IABR Supervisor
> 1011 11111 10011 HID2 Supervisor
> 1013 11111 10101 DABR Supervisor
> 1018 11111 11010 IABR2 Supervisor
>
> ------------------------------
> =E6=88=91=E7=8E=B0=E5=9C=A8=E4=BD=BF=E7=94=A8Sogou.com=E7=9A=842G=E9=82=AE=
=E7=AE=B1=E4=BA=86=EF=BC=8C=E4=BD=A0=E4=B9=9F=E6=9D=A5=E8=AF=95=E8=AF=95=E5=
=90=A7!
> http://mail.sogou.com/recommend/sogoumail_invite_reg1.jsp?=20
> from=3Dsogouinvitation&s_EMAIL=3Dzengshuai%=20
> 40sogou.com&username=3Dlinuxppc-embedded&FullName=3Dlinuxppc-=20
> embedded&Email=3Dlinuxppc-embedded%=20
> 40ozlabs.org&verify=3D755eff4e640bdcfc57d93cbd8b0a9cb7
>
> _______________________________________________
> Linuxppc-embedded mailing list
> Linuxppc-embedded@ozlabs.org
> https://ozlabs.org/mailman/listinfo/linuxppc-embedded
^ permalink raw reply
* Re: pq2_find_bridges hangs system
From: Alex BASTOS @ 2005-12-03 17:36 UTC (permalink / raw)
To: Vitaly Bordug; +Cc: linuxppc-embedded list
In-Reply-To: <4390604D.50002@ru.mvista.com>
Vitaly,
> Alex,
> please probe this. If it will not help, pq2ads_setup_pci should be digged for
> some board specifics.
>
I'll give it a try. Unfortunately (or fortunately), i won't be in the lab for
a week (i am on holidays). I will comment you then.
> Also, check if hose->set_cfg_type is 1 as done for ads8272.
>
Yes, it is.
Best regards,
Alex
> -------- Original Message --------
> Subject: [patch 01/34] ppc32: Fix incorrect PCI frequency value
> Date: Thu, 01 Dec 2005 00:51:15 -0800
> From: akpm@osdl.org
> To: torvalds@osdl.org
> CC: akpm@osdl.org, vbordug@ru.mvista.com, galak@kernel.crashing.org
>
>
> From: Vitaly Bordug <vbordug@ru.mvista.com>
>
> The time to wait after deasserting PCI_RST has been counted with incorrect
> value - this patch fixes the issue.
>
> Signed-off-by: Vitaly Bordug <vbordug@ru.mvista.com>
> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
> Signed-off-by: Andrew Morton <akpm@osdl.org>
> ---
>
> arch/ppc/syslib/m82xx_pci.c | 3 ++-
> 1 files changed, 2 insertions(+), 1 deletion(-)
>
> diff -puN arch/ppc/syslib/m82xx_pci.c~ppc32-fix-incorrect-pci-frequency-value
> arch/ppc/syslib/m82xx_pci.c
> ---
>
devel/arch/ppc/syslib/m82xx_pci.c~ppc32-fix-incorrect-pci-frequency-value 2005-11-30
> 23:58:00.000000000 -0800
> +++ devel-akpm/arch/ppc/syslib/m82xx_pci.c 2005-11-30 23:58:00.000000000
> -0800
> @@ -248,7 +248,8 @@ pq2ads_setup_pci(struct pci_controller *
> pci_div = ( (sccr & SCCR_PCI_MODCK) ? 2 : 1) *
> ( ( (sccr & SCCR_PCIDF_MSK) >> SCCR_PCIDF_SHIFT) + 1);
> freq = (uint)((2*binfo->bi_cpmfreq)/(pci_div));
> - time = (int)666666/freq;
> + time = (int)66666666/freq;
> +
> /* due to PCI Local Bus spec, some devices needs to wait such a long
> time after RST deassertion. More specifically, 0.508s for 66MHz & twice
> more for 33 */
> printk("%s: The PCI bus is %d Mhz.\nWaiting %s after deasserting
> RST...\n",__FILE__,freq,
> _
>
>
>
> --
> Sincerely,
> Vitaly
>
^ permalink raw reply
* Re: MPC85xx i2c interface bug
From: Dan Wilson @ 2005-12-03 17:22 UTC (permalink / raw)
To: Kumar Gala; +Cc: linuxppc-embedded
In-Reply-To: <Pine.LNX.4.44.0511300013110.32230-100000@gate.crashing.org>
On 11/30/2005 at 12:14 AM Kumar Gala wrote:
> Dan,
>
> Did you see an issue this change fixed? If so can you provide more
> details. Also, can you provide your diff as a unified diff (diff -u) so
> its easier to see where the changes where.
>
> I'm trying to figure out if the same issue exists in the 2.6 driver (and
> if so, why we havent seen it)
>
> thanks
>
> - kumar
>
Kumar,
Did my last message provide all the information you needed? If you=
disagree with my proposed patch, I would greatly appreciate hearing your=
thoughts. If you need anything else, please let me know.
Regards,
Dan.
^ permalink raw reply
* [PATCH] arch/ppc/kernel/idle.c: don't declare cpu variable in non-SMP kernels
From: Otavio Salvador @ 2005-12-03 18:34 UTC (permalink / raw)
To: linuxppc-dev, akpm; +Cc: Otavio Salvador
Disable declaration of cpu variable in default_idle function when
building non-SMP kernels.
Signed-off-by: Otavio Salvador <otavio@debian.org>
---
arch/ppc/kernel/idle.c | 2 ++
1 files changed, 2 insertions(+), 0 deletions(-)
applies-to: 06378a021f5873003a07f0388aa0cb6e81a32c19
156ff805b4408c6831c7840c1ed1fe3d148bc3c8
diff --git a/arch/ppc/kernel/idle.c b/arch/ppc/kernel/idle.c
index 821a75e..b23a979 100644
--- a/arch/ppc/kernel/idle.c
+++ b/arch/ppc/kernel/idle.c
@@ -37,7 +37,9 @@
void default_idle(void)
{
void (*powersave)(void);
+#ifdef CONFIG_SMP
int cpu = smp_processor_id();
+#endif
powersave = ppc_md.power_save;
---
0.99.9k
^ permalink raw reply related
* (no subject)
From: Otavio Salvador @ 2005-12-03 18:40 UTC (permalink / raw)
To: linuxppc-dev, akpm
Cc: "code.", unused, "ppc/plataforms:removed", from,
"Subject:[PATCH]", variable, i
---
arch/ppc/platforms/chrp_setup.c | 1 -
arch/ppc/platforms/prep_setup.c | 1 -
2 files changed, 0 insertions(+), 2 deletions(-)
applies-to: 8622c40782404c8fb13aa2a4dd4a7b0ebc44e896
66697dfc757179883127a3ae53bc486320b38374
diff --git a/arch/ppc/platforms/chrp_setup.c b/arch/ppc/platforms/chrp_setup.c
index f1b70ab..056ac2a 100644
--- a/arch/ppc/platforms/chrp_setup.c
+++ b/arch/ppc/platforms/chrp_setup.c
@@ -404,7 +404,6 @@ static struct irqaction xmon_irqaction =
void __init chrp_init_IRQ(void)
{
struct device_node *np;
- int i;
unsigned long chrp_int_ack = 0;
unsigned char init_senses[NR_IRQS - NUM_8259_INTERRUPTS];
#if defined(CONFIG_VT) && defined(CONFIG_INPUT_ADBHID) && defined(XMON)
diff --git a/arch/ppc/platforms/prep_setup.c b/arch/ppc/platforms/prep_setup.c
index 4415748..f4ef267 100644
--- a/arch/ppc/platforms/prep_setup.c
+++ b/arch/ppc/platforms/prep_setup.c
@@ -954,7 +954,6 @@ prep_calibrate_decr(void)
static void __init
prep_init_IRQ(void)
{
- int i;
unsigned int pci_viddid, pci_did;
if (OpenPIC_Addr != NULL) {
---
0.99.9k
^ permalink raw reply related
* [PATCH] ppc/plataforms: removed unused variable i from code.
From: Otavio Salvador @ 2005-12-03 18:42 UTC (permalink / raw)
To: linuxppc-dev, akpm; +Cc: Otavio Salvador
---
arch/ppc/platforms/chrp_setup.c | 1 -
arch/ppc/platforms/prep_setup.c | 1 -
2 files changed, 0 insertions(+), 2 deletions(-)
applies-to: 8622c40782404c8fb13aa2a4dd4a7b0ebc44e896
66697dfc757179883127a3ae53bc486320b38374
diff --git a/arch/ppc/platforms/chrp_setup.c b/arch/ppc/platforms/chrp_setup.c
index f1b70ab..056ac2a 100644
--- a/arch/ppc/platforms/chrp_setup.c
+++ b/arch/ppc/platforms/chrp_setup.c
@@ -404,7 +404,6 @@ static struct irqaction xmon_irqaction =
void __init chrp_init_IRQ(void)
{
struct device_node *np;
- int i;
unsigned long chrp_int_ack = 0;
unsigned char init_senses[NR_IRQS - NUM_8259_INTERRUPTS];
#if defined(CONFIG_VT) && defined(CONFIG_INPUT_ADBHID) && defined(XMON)
diff --git a/arch/ppc/platforms/prep_setup.c b/arch/ppc/platforms/prep_setup.c
index 4415748..f4ef267 100644
--- a/arch/ppc/platforms/prep_setup.c
+++ b/arch/ppc/platforms/prep_setup.c
@@ -954,7 +954,6 @@ prep_calibrate_decr(void)
static void __init
prep_init_IRQ(void)
{
- int i;
unsigned int pci_viddid, pci_did;
if (OpenPIC_Addr != NULL) {
---
0.99.9k
^ permalink raw reply related
* Re: [PATCH] arch/ppc/kernel/idle.c: don't declare cpu variable in non-SMP kernels
From: Andrew Morton @ 2005-12-03 18:46 UTC (permalink / raw)
To: Otavio Salvador; +Cc: linuxppc-dev
In-Reply-To: <11336348593561-git-send-email-otavio@debian.org>
Otavio Salvador <otavio@debian.org> wrote:
>
> Disable declaration of cpu variable in default_idle function when
> building non-SMP kernels.
>
> --- a/arch/ppc/kernel/idle.c
> +++ b/arch/ppc/kernel/idle.c
> @@ -37,7 +37,9 @@
> void default_idle(void)
> {
> void (*powersave)(void);
> +#ifdef CONFIG_SMP
> int cpu = smp_processor_id();
> +#endif
>
> powersave = ppc_md.power_save;
>
Surely this would be better?
--- devel/arch/ppc/kernel/idle.c~a 2005-12-03 10:45:37.000000000 -0800
+++ devel-akpm/arch/ppc/kernel/idle.c 2005-12-03 10:46:03.000000000 -0800
@@ -37,7 +37,6 @@
void default_idle(void)
{
void (*powersave)(void);
- int cpu = smp_processor_id();
powersave = ppc_md.power_save;
@@ -47,7 +46,8 @@ void default_idle(void)
#ifdef CONFIG_SMP
else {
set_thread_flag(TIF_POLLING_NRFLAG);
- while (!need_resched() && !cpu_is_offline(cpu))
+ while (!need_resched() &&
+ !cpu_is_offline(smp_processor_id()))
barrier();
clear_thread_flag(TIF_POLLING_NRFLAG);
}
_
^ permalink raw reply
* [PATCH] include/asm-ppc/btext.h: add prototype of btext_init function.
From: Otavio Salvador @ 2005-12-03 19:07 UTC (permalink / raw)
To: linuxppc-dev, akpm; +Cc: Otavio Salvador
The prototype of btext_init function was missing and then caused a compile
warning.
---
include/asm-ppc/btext.h | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
applies-to: 60e8ae37378de2772b6b0768b12a49f923710152
786b869f9cfd4c1f82fbc8b20fa8cafb9188e12f
diff --git a/include/asm-ppc/btext.h b/include/asm-ppc/btext.h
index ccaefab..2329331 100644
--- a/include/asm-ppc/btext.h
+++ b/include/asm-ppc/btext.h
@@ -18,6 +18,7 @@ extern boot_infos_t disp_bi;
extern int boot_text_mapped;
extern void init_boot_display(void);
+extern void __init btext_init(boot_infos_t *bi);
extern void btext_welcome(void);
extern void btext_prepare_BAT(void);
extern void btext_setup_display(int width, int height, int depth, int pitch,
---
0.99.9k
^ permalink raw reply related
* Re: [PATCH] arch/ppc/kernel/idle.c: don't declare cpu variable in non-SMP kernels
From: Nathan Lynch @ 2005-12-03 19:00 UTC (permalink / raw)
To: Otavio Salvador; +Cc: akpm, linuxppc-dev
In-Reply-To: <11336348593561-git-send-email-otavio@debian.org>
> diff --git a/arch/ppc/kernel/idle.c b/arch/ppc/kernel/idle.c
> index 821a75e..b23a979 100644
> --- a/arch/ppc/kernel/idle.c
> +++ b/arch/ppc/kernel/idle.c
> @@ -37,7 +37,9 @@
> void default_idle(void)
> {
> void (*powersave)(void);
> +#ifdef CONFIG_SMP
> int cpu = smp_processor_id();
> +#endif
Better to just move the declaration of cpu down to the ifdef'd else
block further down in the function as that's the only place it is
used.
^ permalink raw reply
* Re: [PATCH] include/asm-ppc/btext.h: add prototype of btext_init function.
From: Eugene Surovegin @ 2005-12-03 21:24 UTC (permalink / raw)
To: Otavio Salvador; +Cc: akpm, linuxppc-dev
In-Reply-To: <11336368261610-git-send-email-otavio@debian.org>
On Sat, Dec 03, 2005 at 05:07:06PM -0200, Otavio Salvador wrote:
> The prototype of btext_init function was missing and then caused a compile
> warning.
>
> ---
>
> include/asm-ppc/btext.h | 1 +
> 1 files changed, 1 insertions(+), 0 deletions(-)
>
> applies-to: 60e8ae37378de2772b6b0768b12a49f923710152
> 786b869f9cfd4c1f82fbc8b20fa8cafb9188e12f
> diff --git a/include/asm-ppc/btext.h b/include/asm-ppc/btext.h
> index ccaefab..2329331 100644
> --- a/include/asm-ppc/btext.h
> +++ b/include/asm-ppc/btext.h
> @@ -18,6 +18,7 @@ extern boot_infos_t disp_bi;
> extern int boot_text_mapped;
>
> extern void init_boot_display(void);
> +extern void __init btext_init(boot_infos_t *bi);
> extern void btext_welcome(void);
> extern void btext_prepare_BAT(void);
> extern void btext_setup_display(int width, int height, int depth, int pitch,
"__init" should be placed between closing brace and semicolon. For
more info, see include/linux/init.h
--
Eugene
^ permalink raw reply
* Re: [PATCH] include/asm-ppc/btext.h: add prototype of btext_init function.
From: Otavio Salvador @ 2005-12-03 21:31 UTC (permalink / raw)
To: linuxppc-dev; +Cc: akpm
In-Reply-To: <20051203212402.GA2821@gate.ebshome.net>
Eugene Surovegin <ebs@ebshome.net> writes:
...
>> +extern void __init btext_init(boot_infos_t *bi);
...
>
> "__init" should be placed between closing brace and semicolon. For
> more info, see include/linux/init.h
Ok. Thanks, I'll resend the patch.
--
O T A V I O S A L V A D O R
---------------------------------------------
E-mail: otavio@debian.org UIN: 5906116
GNU/Linux User: 239058 GPG ID: 49A5F855
Home Page: http://www.freedom.ind.br/otavio
---------------------------------------------
"Microsoft gives you Windows ... Linux gives
you the whole house."
^ permalink raw reply
* [PATCH] include/asm-ppc/btext.h: add prototype of btext_init function.
From: Otavio Salvador @ 2005-12-03 21:33 UTC (permalink / raw)
To: linuxppc-dev, akpm, Eugene Surovegin; +Cc: Otavio Salvador
In-Reply-To: <20051203212402.GA2821@gate.ebshome.net>
The prototype of btext_init function was missing and then caused a compile
warning.
---
include/asm-ppc/btext.h | 1 +
1 files changed, 1 insertions(+), 0 deletions(-)
applies-to: 60e8ae37378de2772b6b0768b12a49f923710152
19174aa31fd85e4410e99deb82c3b7ff2424fa55
diff --git a/include/asm-ppc/btext.h b/include/asm-ppc/btext.h
index ccaefab..2cf437c 100644
--- a/include/asm-ppc/btext.h
+++ b/include/asm-ppc/btext.h
@@ -18,6 +18,7 @@ extern boot_infos_t disp_bi;
extern int boot_text_mapped;
extern void init_boot_display(void);
+extern void btext_init(boot_infos_t *bi) __init;
extern void btext_welcome(void);
extern void btext_prepare_BAT(void);
extern void btext_setup_display(int width, int height, int depth, int pitch,
---
0.99.9k
^ permalink raw reply related
* Re: [PATCH] include/asm-ppc/btext.h: add prototype of btext_init function.
From: Andrew Morton @ 2005-12-04 0:00 UTC (permalink / raw)
To: Eugene Surovegin; +Cc: linuxppc-dev, otavio
In-Reply-To: <20051203212402.GA2821@gate.ebshome.net>
Eugene Surovegin <ebs@ebshome.net> wrote:
>
> > +extern void __init btext_init(boot_infos_t *bi);
> > extern void btext_welcome(void);
> > extern void btext_prepare_BAT(void);
> > extern void btext_setup_display(int width, int height, int depth, int pitch,
>
> "__init" should be placed between closing brace and semicolon. For
> more info, see include/linux/init.h
I don't think it matters much. Often we just omit it from the declaration
- it's only required at the definition site
^ permalink raw reply
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox