From: "Simon Garner" <sgarner@expio.co.nz>
To: "Andi Kleen" <ak@colin2.muc.de>
Cc: <linux-kernel@vger.kernel.org>
Subject: Re: MSI K8D-Master - GART error 3
Date: Wed, 13 Aug 2003 11:22:38 +1200 [thread overview]
Message-ID: <012f01c36128$dfaaba80$0401a8c0@SIMON> (raw)
In-Reply-To: 20030810225625.GA41619@colin2.muc.de
On Monday, August 11, 2003 10:56 AM [GMT+1200=NZT],
Andi Kleen <ak@colin2.muc.de> wrote:
> On Mon, Aug 11, 2003 at 10:43:57AM +1200, Simon Garner wrote:
>> These suggest it's just reporting ECC corrections. Why would it do
>> this
>
> Yep. You have faulty DIMMs, consider replacing them.
>
Well I found that a little hard to stomach (since there's four DIMMs -
surely they couldn't all be faulty - and I had already been through a
whole other complete set with the same results, when the supplier sent
the wrong speed modules), but now that I knew the errors were
memory-related I did some more experimenting.
(Here is the memory population chart from the motherboard manual to help
make sense of this:
http://www.expio.co.nz/~sgarner/terra/msi9131memorypop.gif)
First I found that if I disabled ECC in the BIOS then the system
wouldn't even POST. But if I rearranged the modules so that they were in
single channel operation (using only three DIMMs in slots 2,4,6) then
the system would boot and I got no errors in SuSE (even after reenabling
ECC).
Then I tried using a different memory population layout, using all four
DIMMs as dual channel w/ ECC in slots 3,4,5,6 where I had been using
1,2,5,6. The system booted and again I got no errors in SuSE.
"That's strange," thought I, so I tried putting the memory back as it
was, in slots 1,2,5,6, with ECC enabled. Booted the system and still no
errors in SuSE.
So I'm not sure what I did exactly but the system is now running fine
and the ECC errors are gone. I'm still using the same DIMMs - the only
thing that may have changed is the DIMMs may be arranged differently
among the slots. I have tried swapping them around though and I still
can't get the ECC errors back. But that's fine because I didn't
particularly want the errors anyway! :)
-Simon
PS: Under the Northbridge/ECC configuration in the BIOS, the motherboard
has options for DRAM, L2 and L1 cache "BG Scrub" which are selected as
times from 40ns through to some microseconds. There are also options for
"DRAM Scrub REDIRECT" and "ECC Chip Kill". The motherboard manual offers
no advice as to the preferred values for these settings or what they do.
Can anyone suggest good values for these? I currently have them
disabled.
next prev parent reply other threads:[~2003-08-12 23:24 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <gC1o.2gU.5@gated-at.bofh.it>
2003-08-05 0:11 ` MSI K8D-Master - GART error 3 Andi Kleen
2003-08-05 0:45 ` Simon Garner
2003-08-05 13:42 ` Andi Kleen
2003-08-10 22:43 ` Simon Garner
2003-08-10 22:56 ` Andi Kleen
2003-08-12 23:22 ` Simon Garner [this message]
2003-08-04 1:05 Simon Garner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='012f01c36128$dfaaba80$0401a8c0@SIMON' \
--to=sgarner@expio.co.nz \
--cc=ak@colin2.muc.de \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox