From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F3174A33F2 for ; Tue, 12 May 2026 10:01:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778580109; cv=none; b=kiB1EuHvl4Ao9TMC/CGCL6JKZdconyxfYjtSMqiGdkmZiiCJOAkTnn+fcvBeEIUQjLwrMfbI8ECMIix9EWxBKhBHdunVwx66r4GUT6oU1u+mkOfE0CU1eFJW1/ip++Kyv0iAdcuQ2wtZt0pX4tN3HZ/ipiEJDa9UN4+ESTf3ZJc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778580109; c=relaxed/simple; bh=M4MGfksm2KJNKz2SopLwjPKXAvHbsbcD2AS/jpfC2rM=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=YxA0Dxw76kxWqaj9VGrTYHOtlXMCwukIm8+UnrrnTPNbtenqRrtjKvbYa0Rsi+EfOhAbOgsyCbgOG+zCcZGKcGCiv6527/XW2skRzqAh5NvX/uWKiEH1dr63tv6tB4HQ1aOKaDIp/CCzpNZo069lAQVxnu+QX4D/GxRFJ8kqtGE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kR7zxMTP; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=S71nK84u; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kR7zxMTP"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="S71nK84u" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64C5BWuQ2803821 for ; Tue, 12 May 2026 10:01:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= BC45lzfOu9qu5qz2K1SWlBa+7CSSxkc0TaGyvTJJ1vA=; b=kR7zxMTPFYJQouA3 p4DGnZeq2/EBw6uokAjZBrAa5nUZ6Mi3Kv3DQrbc59yc7W7qZ4HZ+xZTVUMxsk1B oEoyy+azEPCOx78k/Yp2Nmoq30gk4JODkltXyltyrjUBQc1KYMvX1Jn0vcIj0dBu YG0FcxAIskVG4+AFcERwbuBaHJquZZZHCjBy00e001lhkdi8S2Exg+fDXqsG4mOu NdI5ySOTUP8Y5lImAiYmg950I/HDfab+vSkp7YeTe987hItDG5goSgJ59DrHM04k sKW/eiufLRj1UKFwNsXbpVUt2hG76jfY2FZSPgCKA15m9NI9/MZh4UHzQvI8dv3Q QrriaA== Received: from mail-vs1-f69.google.com (mail-vs1-f69.google.com [209.85.217.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e3nv3ap03-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 12 May 2026 10:01:46 +0000 (GMT) Received: by mail-vs1-f69.google.com with SMTP id ada2fe7eead31-6337c4cd5e7so75308137.0 for ; Tue, 12 May 2026 03:01:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1778580106; x=1779184906; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=BC45lzfOu9qu5qz2K1SWlBa+7CSSxkc0TaGyvTJJ1vA=; b=S71nK84uxIthK45lfq2uYXeWbKd0tbFtDvgDLJR/NmwyQE0mZbW3zZ/QcVAbx8/GE1 Z6A0hQyzos05az/8KbGEy9DAbdUWcjeWMk5bmyUzD8+trvZEZMlhdmseSu2bu3G2jovc oWmnBCmVxhffgpgqbnlMyTSR46oQYvEHYKbQkiW7JexbvgaqBWk8Gen95+HxYizmTna+ oGFbQCFCOyFlPeaM5tRQMVNZekLiL37WPlS2LAvmR4YtUdtwlZH0bTH8OlBTI2QOmh52 IOjqeYL35So39JKOec15xzKwwxvTmpLD9giJEaGcfnmKiNL2MLXGDHk/3RaSONXbQhQd A5UQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778580106; x=1779184906; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=BC45lzfOu9qu5qz2K1SWlBa+7CSSxkc0TaGyvTJJ1vA=; b=tMbpdPD1G2k7ZvsnRrWsmLzNvLr+2axSY1zNFnk5toPTPuHRKaJdtDSxREyZ8tMBlP cdYSMgbK9BID2/j9w0bqkB3vpgtq8Roxgbu6nl2Wp/ffsMZIG+ovU8YyPlDFVhgiaQ/t BsU31fN/lFI1d/xEyv7bUyJsb4ZDZUZ4PSGixJ7yHiE27e1AUHv5RjpiZejEF92n0dJR hZav8T1APiGq+skB2JyUI7qboIz1YLdfw/zLiJ7O1StmSyadAj0DNAnRnM7ADpFXWUkm /WYmFoqhoofhe6Pe1TnTAa9BEOFORGSXqolN6RVOkYdAF7TZOOEy1JBLadVORIR5rJvU l4wA== X-Forwarded-Encrypted: i=1; AFNElJ8/dvva0Lh5aH6nS/+7PF/v6dOz20AqZO5YZSHLgwkGdrctRsDfxWf4QwzaYUasMuiakBQ73FPLV2JI12g=@vger.kernel.org X-Gm-Message-State: AOJu0YyZU7T2kz1WfgUEbNnBTCIb8hiIFFnD1MJ4zuYhSwxa+svOe2WC oaa6SlXOvsThuEKXO6Zu9S6TG4LiCr47hcFngnBEvCgfG4zDETdvdPuoHoK3cD+VfAHTVsP/oOt yeBV+IK6EMnkeP6PAXSJ86A+CeTK7mJPDaMcMgSf7Qn4g449rg68XSMTrx3eaqaNB48E= X-Gm-Gg: Acq92OFR7XZhaDVp/LM75IwZXRFQVCC2Czk8Z5vjtmvqMYIV1ElvLAQg0WO8+5petWQ 8CEp7oPkuM6al95MKBznPFF/D7gyJ3fuh9B5VZWfxYlPfCbwagPC6knjLGYyJsPPA6UTKTuNdEh pV5ixibSwBATqtsg75uVzq+EQJpP6pVNptiq6JE2k/iB6DAmzTuXNvWfeF2L4YlOgiyKPX8D8p4 vlM3HWpmLBsJqjCiigNo54eb15t8ltZTgiZdKgEtsVKBIGf0StGeY/wDYfB9yL/8osxnMjMD0po EEhzvLiSwEfA6xK5bHVtuo/TFzaxOOv0bhOOFqePI9nK135C8z41xDzPRi1bNs/QdrEG4L4qvai QuUXo/3XJUzfBe5qvkiW5pAe4zKX4CIeZ+IZufnLq5mTfrByE7G+uVczWps8fZfDmpKMS5QJxx5 ec2wU= X-Received: by 2002:ac5:c807:0:b0:575:99d9:cd15 with SMTP id 71dfb90a1353d-57599d9db41mr1781361e0c.1.1778580105621; Tue, 12 May 2026 03:01:45 -0700 (PDT) X-Received: by 2002:ac5:c807:0:b0:575:99d9:cd15 with SMTP id 71dfb90a1353d-57599d9db41mr1781318e0c.1.1778580105090; Tue, 12 May 2026 03:01:45 -0700 (PDT) Received: from [192.168.119.254] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bcc57c12799sm492515666b.47.2026.05.12.03.01.41 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 12 May 2026 03:01:44 -0700 (PDT) Message-ID: <08d1fd7a-c782-4d8b-85ee-1b46868db343@oss.qualcomm.com> Date: Tue, 12 May 2026 12:01:40 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v6 5/8] clk: qcom: gcc-msm8939: mark Venus core GDSCs as hardware controlled To: Erikas Bitovtas , Bryan O'Donoghue , Vikash Garodia , Dikshita Agarwal , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , =?UTF-8?Q?Andr=C3=A9_Apitzsch?= , Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Brian Masney Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org References: <20260510-msm8939-venus-rfc-v6-0-e69465375900@gmail.com> <20260510-msm8939-venus-rfc-v6-5-e69465375900@gmail.com> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <20260510-msm8939-venus-rfc-v6-5-e69465375900@gmail.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTEyMDEwMSBTYWx0ZWRfX/ipMhsRB7bAU sEJxqvzegPn/poGHBD/YlV1sNkApoeZjPCyPuhnVtFz0GBHL/uqt5x3g7tiLoMBAEKDUIsl9+0j AZEJOPmHTBH3CFCpzNf9FyYg/gvKqp+OTyZzFFU210nRUFJphzIDLR1kQAmB1dIwxGO8yztD830 l2AYDPULd7Sv/07SsZAZq2hOJT5zFx8dYdihWDfylvk31EL4jhl9gMjXeq2Mk3MUOKzywkbpnJ4 RacjusdhgB5fgBoYqPZeltIMg3tP1qIG97mnJNv4UriZv+ocbzTLs3nWt1tqDRJ1s8QbhJJaJY3 yzolXtsDfz1YmD7/vRNl2LSRTu2FTmzDMYx0pczHnWrKuSicfuznsjlSzT65nHiuOw9iQ8dKL55 RVwxSu2ECG2lOLcHa946qF83wjJ1xTlGPtUkaJKsoTu2J92Kp9DGe11A/T8gDG7SQoi2hQP4elU eVcqcDlzNdy/ElY7wTA== X-Authority-Analysis: v=2.4 cv=Kvp9H2WN c=1 sm=1 tr=0 ts=6a02fa8a cx=c_pps a=5HAIKLe1ejAbszaTRHs9Ug==:117 a=FpWmc02/iXfjRdCD7H54yg==:17 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22 a=pGLkceISAAAA:8 a=alOFDL0nBBd-F9mXlB8A:9 a=QEXdDO2ut3YA:10 a=gYDTvv6II1OnSo0itH1n:22 X-Proofpoint-ORIG-GUID: l3pkdUpqyhSIllkE7Dp8dUN7fvZsbh1E X-Proofpoint-GUID: l3pkdUpqyhSIllkE7Dp8dUN7fvZsbh1E X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-05-11_05,2026-05-08_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 bulkscore=0 suspectscore=0 spamscore=0 lowpriorityscore=0 impostorscore=0 clxscore=1015 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2605050000 definitions=main-2605120101 On 5/10/26 11:47 AM, Erikas Bitovtas wrote: > Since in downstream kernel VENUS_CORE0_GDSC and VENUS_CORE1_GDSC have a > device tree property "qcom,supports-hw-trigger", add a HW_CTRL flag > to these GDSCs to pass their control to hardware. > > Venus core clock cannot be enabled if Venus core GDSCs are switched off. The downstream device tree suggests the reverse - the venus_coreN GDSCs refer to venus0_coreN_vcodec0_clk (and venus_gdsc lists clk_gcc_venus0_axi_clk and clk_gcc_venus0_vcodec0_clk) > But since they are set to be hardware controlled, they can be switched > off at any moment. Vote for the Venus core clock to enable it later when > GDSCs get turned on. I understand these words but I can't see how they reflect the change > > Signed-off-by: Erikas Bitovtas > --- > drivers/clk/qcom/gcc-msm8939.c | 4 ++++ > 1 file changed, 4 insertions(+) > > diff --git a/drivers/clk/qcom/gcc-msm8939.c b/drivers/clk/qcom/gcc-msm8939.c > index 45193b3d714b..420997b00ae0 100644 > --- a/drivers/clk/qcom/gcc-msm8939.c > +++ b/drivers/clk/qcom/gcc-msm8939.c > @@ -3664,6 +3664,7 @@ static struct clk_branch gcc_venus0_vcodec0_clk = { > > static struct clk_branch gcc_venus0_core0_vcodec0_clk = { > .halt_reg = 0x4c02c, > + .halt_check = BRANCH_HALT_SKIP, > .clkr = { > .enable_reg = 0x4c02c, > .enable_mask = BIT(0), > @@ -3681,6 +3682,7 @@ static struct clk_branch gcc_venus0_core0_vcodec0_clk = { > > static struct clk_branch gcc_venus0_core1_vcodec0_clk = { > .halt_reg = 0x4c034, > + .halt_check = BRANCH_HALT_SKIP, > .clkr = { > .enable_reg = 0x4c034, > .enable_mask = BIT(0), > @@ -3753,6 +3755,7 @@ static struct gdsc venus_core0_gdsc = { > .pd = { > .name = "venus_core0", > }, > + .flags = HW_CTRL, > .pwrsts = PWRSTS_OFF_ON, > }; > > @@ -3761,6 +3764,7 @@ static struct gdsc venus_core1_gdsc = { > .pd = { > .name = "venus_core1", > }, > + .flags = HW_CTRL, This should be HW_CTRL_TRIGGER, paired with a change to call dev_pm_genpd_set_hwmode() in the driver - this currently only happens in vcodec_control_v4(). Konrad